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Abstract
The Mu3e experiment is a proposed experiment to probe for new physics by searching for the
charged lepton-flavour violating decay 휇+ → 푒+푒+푒− with a branching ratio sensitivity of 10−16,
improving the current limit by four orders of magnitude. To search for such rare events, ex-
tremely high muon decay rate, good background suppression and high detector efficiencies are
required. This demands an excellent momentum, vertex and timing resolution from the detec-
tor systems. Furthermore, the experiment will be running at a muon stopping rate of more than
109Hz in order to observe enough muon decays in a reasonable experiment running time. This
poses another challenge to the detectors and readout electronics, which have to be designed to
cope with the present event rate.
This thesis presents the development of a dedicated Silicon Photomultiplier (SiPM) readout
Application-Specific Integrated Circuit (ASIC) for the Mu3e timing detectors. It provides the
precise timing measurement while being capable of working with the high event rates. Fully
differential analog front-end channel and 50 ps time binning TDC are utilized to achieve excel-
lent timing resolution. The customized Low-Voltage Differential Signaling (LVDS) transmitter
cell and double data rate serializer provides gigabit data rate to transfer data out of the chip.
Detailed measurements have been preformed to characterize the timing performance and to
verify the digital functionalities of the chip.
Zusammenfassung
Das Mu3E Experiment wurde vorgeschlagen um durch die Untersuchung des lepton-flavour
verletzenden Zerfalls 휇+ → 푒+푒+푒− die Suche nach neuer Physik jenseits des Standardmod-
ells weiter voranzutreiben. Um die bestehende Messung des Verzweigungsverhältnisses um
vier Größenordnungen auf eine Empfindlichkeit von 10−16 zu verbessern, werden extrem hohe
Myon-Zerfallsraten sowie exzellente Detektionseffizienzen und Unterdrückung des Untergrunds
benötigt. Dies stellt hohe Anforderungen an die Impuls-, Vertex-, und Zeitauflösung des De-
tektors. Die für eine akzeptable Messzeit benötigte Zerfallsrate von 109Hz stellt weitere An-
forderungen an die Detektoren und deren Ausleseelektronik.
Diese Arbeit beschreibt die Entwicklung eines spezialisierten vollintegrierten Auslesechips für
die Zeitmessung mit Silizium-Photomultipliern, der in beiden für diese Aufgabe vorgesehenen
Detektoren in Mu3e zur Anwendung kommen wird. Eine voll-differenziell ausgelegte analoge
Eingangsstufe ermöglicht auch bei hohen Ereignisraten eine exzellente Zeitauflösung. Die Zeit-
stempel werden von einem TDC mit einer Binbreite von 50 ps digitalisiert. Zur weiteren Ve-
rarbeitung der digitalen Daten wurden LVDS-Sender und -Empfängermodule entwickelt, die
Mithilfe eines DDR-Serialisierungsblocks im Digitalteil des chips das Senden der Daten mit der
notwendigen Rate von 1.25Gbps ermöglichen. Detaillierte Messungen wurden durchgeführt,
um die erreichbare Zeitauflösung und die digitalen Funktionen des chips zu verifizieren.
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Chapter 1
Introduction
What makes up the universe? This is an ultimate question that physics as a scientific discipline is
trying to answer. Particle physics answers this question in the way that the universe is made up
by families of elementary building blocks, the particles. The Standard Model (SM) of elementary
particle physics have been developed to describe the properties of the particle and their interac-
tion. Amazingly, the Standard Model is able to describe the universe in most aspects and with a
remarkable precision. With the discovery of Higgs boson at the Large Hadron Collider (LHC) in
2012 [1, 2], the last missing "building block" of the Standard Model has been found.
Although the Standard Model has been tested with great success in different scales and vari-
ous circumstance, there are several theoretical arguments and experimental observation which
strongly suggest that the Standard Model is not a complete model. For instance, lepton flavour
is a conserved quantity in Standard Model. However, lepton flavour violation has been observed
in neutrino oscillation experiment [3–5]. This also implies that the neutrinos have mass, which
were long believed to be massless in the Standard Model. Another example is that only about 5%
of the energy in the universe can be explained by the matter described in Standard Model and
the reset is believe to be dark matter (∼25%) and dark energy (∼69%), for which the Standard
Model doesn’t provide a good candidate particle. Furthermore, the Standard Model can not ex-
plain the matter-antimatter asymmetry observed in the universe. Thus, searching for new physics
beyond the Standard Model has become the driving force in particle physics.
The Mu3e experiment [6] is a novel experiment to probe for new physics beyond the Standard
Model by searching for the Charged Lepton Flavour Violating (cLFV) decay of 휇+ → 푒+푒+푒− in
an unprecedented sensitivity of 10−16, which is a extremely suppressed process in the Standard
Model with a branching ratio of B <10−54. The main challenge for the Mu3e experiment is to
run the experiment in a high muon decay rate of 108-109Hz, to construct a detector system with
high geometry acceptance and high efficiency, and to suppress the background below the signal
level.
Good vertex, momentum and timing resolutions are required to separate decays from other
processes showing a similar signature as a 휇+ → 푒+푒+푒− signal, and thus for a successful experi-
ment. The precise timing measurements are provided by the timing detectors, the fibre detector
and the tile detector, in the Mu3e experiment. The timing information allows to further disentan-
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gle uncorrelated decay products in order to reduce the accidental background which scales with
the muon decay rate [7]. Both the fibre detector and the tile detector utilize the Silicon Photomul-
tiplier (SiPM) as photon detector for its advantages of insensibility to the magnet, compactness,
relative high Photon Detection Efficiency (PDE) and good timing performance.
In order to read out more than 9000 SiPM channels in an extremely dense experimental vol-
ume, Application Specific Integrated Circuits (ASICs) will be used for both timing detectors. The
ASIC should exploit the timing potential of the detector system to achieve the required timing
resolution, and to sustain the data rate in the fibre detector at the same time.
In this context the ASIC Muon Timing Resolver with Gigabit link (MuTRiG) has been designed
and developed in Kirchhoff-Institute of Physics at Heidelberg University. The MuTRiG is a mixed
mode ASIC consisting of 32 analog front-end channels, integrated TDCs and on-chip digital logic
circuits. The low-jitter, fully-differential analog front-end circuit amplifies and discriminates the
SiPM signals by leading edge discrimination method. The 50 ps timing binning TDC generates
digital time stamps of the signals from the analog front-end for the time of arrival information and
the time-of-flight information of the SiPM signals. The on-chip digital logic circuit generates the
hit event data from the digitized time stamps. The digital logic circuit also buffers the hit event
data and transfers the data in frames over a Gigabit serial data link to external Data Acquisition
system (DAQ). In this thesis, the design, implementation and characterization of the MuTRiG
chip will be presented.
Structure of the Thesis
This thesis is organized in seven chapters. It starts with the motivation for the development of
the MuTRiG ASIC, which is presented in this chapter. In Chapter 2, the theoretical background
and the setup of the Mu3e experiment will be introduced. An overview on working principle and
and basic properties of the photon sensor used in the timing detectors of the Mu3e experiment,
the SiPMs, will be presented in Chapter 3. An brief introduction to the basic building blocks of
the analog circuits and digital circuits will be presented in Chapter 4. Chapter 5 will describe the
design of the ASIC developed in this work, theMuTRiG ASIC. The characterization results of the
MuTRiG ASIC will be presented in Chapter 6. And Chapter 7 will summarize this thesis.
Contributions from the Author
The development of an integrated circuit is a complex procedure which is usually a collaborative
efforts from a group of people over a period of several years.
The development of the MuTRiG is based on the development of its predecessor, the STiCv3
chip [8–12]. The analog front-end channel utilized in the MuTRiG chip was developed and
implemented in the STiCv3 chip. The author has participated in the development of the analog
front-end by contributing the layout of several key building blocks, as well as by performing the
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post-layout verification and the necessary modification to the analog front-end channel. The
characterization of the analog front-end channel in the STiCv2 and STiCV3 ASIC was also carried
out by the author. The integrated TDC module was developed by the designers at ZITI Heidelberg
[13–15].
The development of the digital part of the MuTRiG chip was carried out by the author. The
author has written most of the modules in the digital part and has adapted a few exiting modules
developed by other members of the group into the digital part of theMuTRiG ASIC. Each module
in the digital part, as well as the whole digital circuit were simulated and verified by the author
before physical implementation of the chip. The author has also designed a Low Voltage Differ-
ential Signaling (LVDS) transmitter required to realize the gigabit serial data link. The schematic
design, layout and simulation of the LVDS cell were all performed by the author. The author has
also carried out the physical implementation of the MuTRiG chip.
The development of the the Printed Circuit Boards (PCBs) for the characterization of the ASIC
was shared by the electronics department of KIP and the author. The author has developed the
DAQ firmware and software for the MuTRiG ASIC based on a long-developing firmware and
software framework in the group, to which the author has also been contributing. All the char-
acterization measurements of the LVDS cell and the MuTRiG ASIC in the lab are performed by
the author.
The construction of the MuTRiG setup for the test beam was shared by the members of the
detector development group and the author. The measurement during the test beam is conducted
by other members of the group.
The development of the MuTRiG chip leading to this thesis has been presented in several
international conferences [16–19] and published in two proceeding papers [20, 21].
3

Chapter 2
The Mu3e Experiment
2.1 Theoretical Background
2.1.1 Lepton Flavour Violation
In the Standard Model, each lepton carries a quantum number called the lepton flavour 퐿푒, 퐿휇
and 퐿휏, where the 푒, 휇, 휏 refer to the lepton generation. The lepton flavour is 1 and −1 for the
corresponding lepton and its anti particle, and is 0 for other lepton generations (as shown in
Table 2.1).
Table 2.1: Summary of the lepton flavour for the three lepton generation.
particle 퐿푒 퐿휇 퐿휏 particle 퐿푒 퐿휇 퐿휏 particle 퐿푒 퐿휇 퐿휏
푒− 1 0 0 휇− 0 1 0 휏− 0 0 1
휈푒 1 0 0 휈휇 0 1 0 휈휏 0 0 1
푒+ −1 0 0 휇+ 0 −1 0 휏+ 0 0 −1
휈푒 −1 0 0 휈휇 0 −1 0 휈휏 0 0 −1
The lepton flavour is a conserved quantity in the Standard Model of particle physics. However,
lepton flavour violation (LFV) in the neutrino sector have been observed by several experiments
such as the Super-Kamiokande [3], SNO [4] and KamLAND [5] in the form of neutrino mixing,
which implies that neutrinos have non-zero mass. Consequently, lepton flavour is a broken sym-
metry and the Standard Model has to be extended to incorporate with massive neutrinos. The
lepton flavour violation is also expected in the charged lepton sector, which will lead to 휇 → 푒
and 휏 → 휇 transitions without neutrinos in the final state. But charged lepton flavour violation
(cLFV) haven’t been observed even though the mixing angles in the neutrino matrix have been
measured to be large. The reason is that cLFV reactions are forbidden at tree level in the extended
Standard Model and can only be induced by lepton mixing through higher order processes de-
scribed by loop or box diagram (see Figure 2.1a as an example). An example branching ratio in
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푒+
푒+
휇+ 휈푒휈휇
훾∗ 푒−
푊+
(a) Standard Model
푒+
푒+
휇+
훾∗/푍 푒−
휒˜0
푒˜휇˜
(b) BSM penguin
푒+
푒+
휇+
푋
푒−
(c) BSM tree level
Figure 2.1: Fyenman diagram for the lepton violation decay 휇 → 푒푒푒. (a) The 휇 → 푒푒푒 decay
via neutrino mixing in the Standard Model. (b) The 휇 → 푒푒푒 decay via penguin loop diagram
involving new heavy particles in the super-symmetric models. (c) The 휇→ 푒푒푒 decay at tree level
involving new particles in the models beyond Standard Model.
the 휇→ 푒훾 channel is [22]
B(휇→ 푒훾) = 3훼
32휋
∑
푖=2,3
푈∗휇푖푈푒푖
Δ푚2푖1
푚2푊
2 (2.1)
where 훼 is the fine structure constant, 푈푙푖 are the elements of the neutrino mixing matrix, the
Δ푚2푖 푗 are the neutrino mass-squared differences and 푚푊 is the mass of W-boson. Due to the
huge mass difference between the neutrinos and the W boson (푚휈<2 eV and 푚푊>80 MeV), such
cFLV processes are extremely suppressed to a branching ratio of B(휇 → 푒훾)<10−54. If new
heavy particles beyond the Standard Model are introduced, the situation changes completely.
The cLFV effects are greatly enhanced and experimentally accessible in many extension of the
Standard Model, such as grand unified model [23–25], left-right symmetric models [26–28],
super-symmetric models [29] (see Figure 2.1b) and models with an extended Higgs sector [30].
Thus, the charge lepton flavour violation would be an ideal probe to search for the new physics
beyond the Standard Model, possibly at energy scales far beyond the reach of the direct searches,
such as the large hadron collider (LHC).
The cLFV muon decays have been investigation by several experiments, most prominent ones
are the search for the radiative muon decay 휇 → 푒훾 [31–34], the 휇 → 푒푒푒 decay [35] and the
휇 − 푒 conversion in muonic atoms [36]. Table 2.2 lists the experimental upper limits for the
lepton violating muon decays. The Mu3e experiment is aiming at searching for the LFV decay
휇→ 푒푒푒 with an unprecedented sensitivity of <10−16 and would provide an unique opportunity
to explore physics beyond the Standard Model.
6
2.1 Theoretical Background
Table 2.2: Experimental upper limits on the LFV muon decays.
Decay Channel Experiment Branching Ratio Limit Ref.
휇→ 푒훾 MEGA <1.2 · 10−11 [31]
MEG <5.7 · 10−13 [33]
휇→ 푒푒푒 SINDRUM <1.0 · 10−12 [35]
휇 Au→ 푒 Au MEGA <7.0 · 10−13 [36]
2.1.2 The 휇→ 푒푒푒 Decay
The dominant muon decay mode is the lepton flavour conserving Michel decay 휇− → 푒−휈휇휈푒,
which has a branching ratio of B≈100 %. Other major decay modes are the radioactive decay
휇− → 푒−휈휇휈푒훾 with a branching ratio of B = 6 · 10−8 and the radioactive decay with internal
conversion decay 휇− → 푒−휈휇휈푒푒+푒− with a branching ratio of B = 3.4 · 10−5 [37].
The decay of 휇+ → 푒+푒−푒+ is charged lepton flavour violating decay. In the Standard Model, as
discussed above, such decay is forbidden in the tree level and can only be occur via neutrino mix-
ing through high order loop diagrams. However, the dominant neutrino mixing loop diagram (see
Figure 2.1a) is strongly suppressed (B10−50) in the Standard Model but has potentially high
sensitivity in models beyond the Standard Model. Depending on the model, the 휇+ → 푒+푒−푒+
decay can be mediated via loop (Figure 2.1b) and box diagram or tree diagram (Figure 2.1c)
by introducing new particles. The most general Lagrangian for this decay can be parameterized
as [38]:
퐿휇→푒푒푒 = − 4퐺퐹√
2
· [푚휇퐴푅휇푅휎휇휈푒퐿퐹휇휈
+ 푚휇퐴퐿휇퐿휎
휇휈푒퐿퐹휇휈
+ 푔1 (휇푅푒퐿) (푒푅푒퐿)
+ 푔2 (휇퐿푒푅) (푒퐿푒푅)
+ 푔3 (휇푅훾휇푒푅) (푒푅훾휇푒푅) (2.2)
+ 푔4 (휇퐿훾휇푒퐿) (푒퐿훾휇푒퐿)
+ 푔5 (휇푅훾휇푒푅) (푒퐿훾휇푒퐿)
+푔6 (휇퐿훾휇푒퐿) (푒푅훾휇푒푅) + H.c.
]
where the first two terms are tensor type (dipole) couplings described by the form factor 퐴푅,퐿
and are mostly contributed by the loop and box diagrams. The last six terms are four fermion
contact interactions described with the scalar-type form factor 푔1,2 and vector-type form factor
푔3 − 푔6, which are contributed by the tree diagram in leading order.
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Neglecting higher orders terms in 푚푒, the total branching ratio of the 휇 → 푒푒푒 decay can be
given by [6]:
B(휇→ 푒푒푒) =푔
2
1 + 푔
2
2
8
+ 2 (푔23 + 푔24) + 푔25 + 푔26
+ 32 푒퐴2
(
ln
푚2휇
푚2푒
− 11/4
)
(2.3)
+ 16 휂 푒퐴
√
푔23 + 푔
2
4
+ 16 휂′ 푒퐴
√
푔25 + 푔
2
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where 퐴2 = 퐴2퐿 + 퐴
2
푅. The term proportional to 퐴
2 is logarithmically enhanced by the loop
diagrams. The constant 휂 and 휂′ are 푇-violating mixing parameters. The different terms can be
measured from the angular distribution of 휇→ 푒푒푒 decay particles with a polarized muon beam.
The decay 휇→ 푒훾 is another lepton violating muon decay channel testing the physics beyond
the Standard Model only by photon penguin diagrams (similar to Figure 2.1b), while the decay
휇 → 푒푒푒 also includes 푍-penguin, box and tree diagrams contributions. To compare the new
physics mass scale reached by 휇 → 푒푒푒 and 휇 → 푒훾 processes, a simplified Lagrangian with a
common mass scale Λ can be formulated, assuming that the photon penguin diagram and the
tree diagram are the only relevant contributions [6]:
퐿퐿퐹푉 =
[
푚휇
(휅 + 1)Λ2휇푅 휎
휇휈푒퐿퐹휇휈
]
훾−푝푒푛푔푢푖푛
+
[
휅
(휅 + 1)Λ2 (휇퐿훾
휇푒퐿) (푒퐿훾휇푒퐿)
]
푡푟푒푒
(2.4)
where the parameter 휅 describes the ratio of the amplitudes of the tree (vector-type) term over
the 훾-penguin (tensor) term.
The limit on the common mass scale Λ as a function of the parameter 휅 is shown in Figure 2.2,
with the input of the experimental upper limits on the branching ratio of 휇→ 푒훾 (MEG [33])and
휇 → 푒푒푒 (SINDRUM [35]). Experimentally, the mass scale Λ is best constrained by the MEG
experiment in the dipole coupling dominating region (small 휅), and it is best constrained by the
SINDRUM experiment in the four fermion contact interaction region (휅 & 10).
The mass scale Λ limit derived from the future Mu3e experiment with sensitivity of 10−15
(phase I) and 10−16 (phase II) is also shown in Figure 2.2. It can be seen that, with this simplified
model the mass scale limit will be constrained by the Mu3e experiment for all 휅 range in phase I.
However, besides the 훾-penguin and tree diagrams discussed above, the 푍-penguin diagram
can also contribute to the 휇→ 푒푒푒 process significantly. Especially in the models where the new
physics scale is higher than the electromagnetic scale [39–45], the 푍-penguin enhances the LFV
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Figure 2.2: Limit on the common mass scale Λ as a function of the parameter 휅 [6].
decay 휇 → 푒푒푒 amplitude by order of magnetite over 훾-penguin. With the 푍-penguin diagram
contributions, the mass scale limit constrained by the 휇→ 푒푒푒 process is significantly extended.
2.1.3 Event Signature and Backgrounds
As all the particles in the final state are detectable, the event structure in the 휇 → 푒푒푒 decay is
kinematically well constructed. The following event signature could be used to discriminate the
휇→ 푒푒푒 signal and background:
• Kinematics property: The muon decay at rest will be used in Mu3e experiment. With the
conservation of momentum and energy, the vectorial sum of the all decay particle momenta
should vanish and the total energy should be equal to the muon mass:−→푝 푡표푡 = ∑−→푝 푖 = 0 (2.5)
퐸푡표푡 =
∑
퐸푖 = 푚휇 (2.6)
where −→푝 푖 and 퐸푖 (푖 = 1, 2, 3) are the momenta and energy of the three decay particles. All
decay particles should lie in a plane and should origin from the same vertex.
• Timing property: As the decay particles originally from the same decay event, they should
coincide in time.
A typical signal topology is shown in Figure 2.3a.
There are two main physics background process for detecting the 휇+ → 푒+푒+푒− decay. One
is the allowed internal conversion decay 휇+ → 푒+푒+푒−휈푒휈휇 with a branching ratio of B =
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Figure 2.3: Signal and background topology.
3.4 · 10−5 [37] (see Figure 2.3b). Due to the energy carried away by the undetected neutri-
nos, the 휇→ 푒푒푒 event and 휇→ 푒푒푒휈휈 event can be separated by making use of the momentum
and energy conservation and the 휇→ 푒푒푒휈휈 background can be suppressed by requiring the total
momentum of the event to be zero and the energy sum to be the muon mass. Precise momentum
measurements are essential for the suppression of the internal conversion background to a level
blow the target signal sensitivity level.
Another background is an accidental coincidence of two or three uncorrelated muon decays
forming a similar signal topology to 휇+ → 푒+푒+푒− decay, which is also referred as combinatorial
background. As shown in Figure 2.3c, possible combinations are:
• One 푒+ fromMichel decay (B ≈ 100 %) and an additional 푒+푒− pair. The 푒+푒− pair could be
produced either from the Bhabha scattering of the 푒+ in the muon stopping target material
or from the pair production of the photon, which could origin from Bremsstrahlung or the
radiative muon decay 휇+ → 푒+훾휈푒휈휇 (B = 6 · 10−8).
• Two 푒+ from Michel decays and an additional 푒−. The 푒− could come from the Bhabha
scattering of the 푒+ in the target region with a 푒+ undetected.
The combinatorial background is highly correlated with the muon decay rate. The one Michel de-
cay with 푒+푒− pair component scales linear with rate and the two Michel decay with an additional
푒− component scales quadratic with the rate. Simulations have shown that linear component is
the dominating part for rate up to 2 · 109 muon stops per second [7]. A good momentum, ver-
tex and timing resolution is crucial to suppress the combinatorial background by requiring the
correct kinetic and timing properties of decay particles from the 휇→ 푒푒푒 event.
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2.2 Experimental Concept
Themomentum of the decay electrons1 will bemeasured using silicon pixel detector in a solenoidal
magnetic field. Four radial layer of the tracking detector around a fixed target would allow for
precise momentum and vertex measurements.
In muon decays, the energies of all the production electrons are below 53MeV. In such electron
energy range, the multiple scattering in the detector material is the dominating effect on the mo-
mentum resolution. In the first order, the momentum resolution depends on the track deflection
Ω and the multiple scattering angle Θ푀푆 (Figure 2.4a) [6]:
휎푝
푝
∝ Θ푀푆
Ω
(2.7)
A large lever arm would help to improve the momentum measurement resolution. This can
be realized by placing the outer tracker layers to large radii. However the acceptance of the low
momentum electrons is compromised in this way and the phase region to test new physics is
reduced. If the magnet field volume is large enough, all the electrons can recurl back towards
the same axis of the decay point and then can be measured with large track deflection Ω and
good momentum resolution. Further more, the effects of the multiple scattering in the first few
detector material on the momentum resolution are cancelled out in the first order after travelling
exactly half a circle (see Figure 2.4b). To exploit this feature for better momentum resolution,
the design of the experiment leads to a narrow, long tube layout to measure the recurling tracks.
The tracking detector is complemented by two timing detectors, the scintillating fibre detector
and scintillating tile detector, for precise timing measurements in order to suppress the accidental
background.
2.3 Design of the Experiment
The Mu3e experiment follows the modular design concept. The experiment will be built up
in three different phases and the physical data can be taken in any phase of the experiment.
Shown in Figure 2.5a is the minimal detector configuration for the early commissioning of the
experiment, where only four layers of the silicon tracking detector are installed around the double
cone shaped target.
After successful commissioning of the center tracking detector, the two recurl stations can be
added to the upstream and downstream of the center station. Each recurl station is build from a
tile detector and two tracking detector layers which are a copy of the two outer silicon tracking
detector layers in the center station. The scintillating fiber detector in the center station can be
added at any stage. This configuration of a center station with two recurl stations is defined
1electrons here and after refer to both the negative charged electron 푒− and positive charge positron 푒+.
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Figure 2.4: Multiple scattering seen at a plane transverse to the direction the magnetic field. (a)
after a track deflection Ω and (b) for a semi-circle trajectory [6].
as the Phase I configuration of the experiment (Figure 2.5b). In phase I, precise momentum
measurements for suppressing the 휇 → 푒푒푒휈휈 background can be achieved with the help of the
two recurl stations. Precise timing measurements with the two timing detectors will be necessary
for track reconstruction and the suppression of the accidental background. The experiment will
be running at a muon beam rate of ∼108Hz. The goal of this phase of the experiment is to reach
a sensitivity of O(10−15), which is limited by the muon decay rate.
In the final phase of the experiment, phase II, two more recurl stations will be added to the
upstream and downstream of the Phase I detector system and the Mu3e experiment will be run-
ning at a muon decay of 109Hz. A sketch of the experiment in phase II configuration is shown
in Figure 2.5c. The acceptance of the detector is further increased such that precise momentum
measurements for all the recurl particles in the acceptance of the center tracking detectors can
be performed. The additional tile detectors will help to fight with the increasing accidental back-
ground at higher muon decay rate with its high timing resolution and high granularity. In this
phase, the Mu3e experiment will reach its ultimate goal of searching for 휇+ → 푒+푒+푒− with a
branching ratio sensitivity B(휇→ 푒푒푒) ≤ 10−16.
Background Suppression
In order to achieve the branching ratio sensitivity goal, all the background have to be suppressed
below the target signal level.
Figure 2.6 shows the internal conversion background suppression factor for differences mo-
mentum measurement resolutions. During phase I of the experiment, the momentum resolution
has to achieve 0.8MeV in order to get sufficient internal conversion background suppression and
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Figure 2.5: Schematic view of the Mu3e detector for early commissioning phase, Phase I and
Phase II [6].
to reach a sensitivity of 2 · 10−15 with a 2휎 reconstructed momentum cut.
A suppression of at least two order of magnitude is necessary to reduce the accidental back-
ground below the target signal level for the phase I operation of the experiment. This requires the
fibre detector and the tile detector to provide timing measurements with a resolution of below
below 500ps and 100 ps respectively.
2.4 Muon Beam and Muon Stopping Target
The Mu3e experiment will be located in the front area of the 휋E5 beam line at the Paul Scherrer
Institute (PSI) in Villigen, Switzerland, where the most intense continues low energymuon beams
in the world is provided. Figure 2.7 shows the layout of the 휋E5 area at PSI. The Muon production
starts from the High Intensity Proton Accelerator (HIPA) facility in PSI which delivers a 590MeV
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Figure 2.6: Internal conversion signal fraction as a function of the momentum resolution [6].
proton beam with a beam current up to 2.4mA and a beam power of ∼1.4MW. The proton beam
is brought to hit a target made by graphite, referred as target E, and the pions are produced via
various proton-proton and proton-neutron interactions. Through the pion delays of 휋+ → 휇++휈휇
and 휋− → 휇− + 휈¯휇, the muons are produced. The surface muons, which are produced from the
pions stopped by the production target and decay at the surface of the target, are extracted to
the 휋E5 beam line for the Mu3e experiment. The surface muons are best suit for the Mu3e
experiment for their low momentum of around 28MeV/c and 100% polarization.
The 휋E5 beam line will be shared with the upgrade of the MEG experiment - MEG II experi-
ment [46], which will be located at the rear area of the 휋E5 beam line. A Compact Muon Beam
Line (CMBL) has been developed to share the common elements between two experiments and
to minimize the transition time and beam line modification to switch from one experiment to
another. A Computer Aided Design (CAD) drawing of the CMBL is shown in Figure 2.8. A com-
missioning run of the CMBL in 2016 has shown a ∼8 · 107 휇+/푠 at the injection to the Mu3e
solenoid at 2.2mA proton current . The muon rate of 108 휇+/푠 for the Phase I configuration of
the Mu3e experiment is expected for running with 2.4mA proton current and larger pion/muon
production target E at the beginning of the 휋E5 beam line [47].
The muon beam is transport to the muon stopping target in a 60mm diameter beam vacuum-
pipe. The vacuum pipe also contains a 600 μm Mylar degrader to help with stopping muons on
the stopping target. The design of the muon stopping target is a trade-off between the muon
stopping power and background reduction. On one hand, the muon stopping target should have
sufficient material to to stop most of the muons, which is assisted by the degrader in beam line.
On the other hand, the muon stopping target should contain as less as possible material to reduce
the contribution to the accidental background, such as the Bhabha scattering, photon conversion
or Compton scattering, as well as to reduce the influence on the momentum measurement of the
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Figure 2.7: Layout of the 휋E5 area at PSI [48].
Figure 2.8: CAD drawing of the Compact Muon Beam Line at the 휋E5 channel [48].
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Figure 2.9: Muon stopping target design [7].
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decay electrons due to multiple scattering. Thus low-Z material is preferred for the target design.
Additionally, the vertices of muon decays should be evenly spread out on target to reduce the
accidental coincidence of two uncorrelated track, as well as to distribute the tracks hits on the
inner tracking detector. Figure 2.9 shows the baseline design of the muon stopping target. Similar
to the approach of the SINDRUM experiment, it is a hollow double cone target with a length of
100 μm and a diameter of 38 μm. Mylar is used to produce the target with a thickness of 75 μm
for the upstream part and 85 μm for the downstream part. The total projection thickness is then
425 μm, corresponding to 0.16% radiation length 푋0. The muon stopping target will be suspend
by three thin nylon strings on both side of the target, which will be connected to the supporting
structure of the pixel detectors.
2.5 Magnet
The Mu3e experiment requires a homogeneous solenoidal magnet field for the momentum mea-
surement of the decay electrons. The nominal field strength of 1 T is chosen for the tradeoff
between the acceptance of low energy electrons on one hand, where a weak magnet is preferred,
and a goodmomentum resolution on the other hand, where a strongmagnet field is preferred. Su-
perconducting magnet technology will be applied to generate the magnet field with a warm bore
dimension of 1m in diameter and 2.6m in length, and with a field homogeneity of Δ퐵/퐵 ≤ 10−4.
2.6 Detector System
The detector system of the Mu3e experiment consists of the pixel tracking detector for the precise
momentum and vertex measurement, complemented by the scintillating fibre detector and the
scintillator tile detector for precise timing measurement. The momentum resolution is crucial
for the suppression of the irreducible internal conversion background. The vertex and timing
resolution is essential for the suppression of the accidental combinatorial background.
2.6.1 Pixel Tracking Detector
As the momentum measurement resolution is dominated by the multiple scattering in the Mu3e
experiment, it is essential to reduce the material in the detector area to achieve required momen-
tum resolution. The Mu3e tracking detector is to be built from thin silicon pixel sensors, called
MuPix, based on High-Voltage Monolithic Active Pixel Sensors (HV-MAPS) technology [49] for
the minimization of the material in the active volume. The MuPix chip has featured the sensor
with readout electronics on the same device, which helps to reduce the material in the detector
area greatly with the absence of the additional interconnect and extra readout electronics. Due
to its thin active depletion volume, MuPix can be thinned down to 50 μm or less, significantly
reducing the material budget further down to an equivalent radiation length of 푋/푋0<0.1 %.
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Inner Tracking Layers
Muon Stopping Target
Figure 2.10: Mechanics of the inner tracking layers and the muon stopping target. Modified
from [7].
Inner Tracking Layers
Outer Tracking Layers
Figure 2.11: Mounting of the pixel tracking detectors. Modified from [6].
With a bias voltage higher than 50V, the charges on MuPix chips are collected by drift other
than diffusion, which will result in a much faster signal and a timing resolution in the order of
O(10ns).
The MuPix chip will have a active area of 20mm × 20mm filled with 80 μm × 80 μm pixels.
Each pixel has its own processing and readout circuit for the sensor signals. Upon hit by a particle,
time stamp information is generated on the corresponding pixel. The time stamp information,
together with the address of the pixel, is then send out via a Low Voltage Differential Signaling
(LVDS) serial data link with a bit rate of 1.25Gbps1.
The power and the signal connection of the MuPix chip are realized by by Single-point Tape
Automated Bonding (SpTAB) to so called High Density Interconnects (HDI), which is made by
thin aluminum traces on thin polyimide substrates. The support structure for the sensor are made
from thin polyimide. The sensor-HDI-polyimide composite is self supporting and has a equivalent
radiation length of 푋/푋0 = 0.115 %.
1Giga bit per second.
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Three tracking detectors will be installed for the Phase I run of the Mu3e experiment - the
center tracker and two trackers at the upstream and downstream recurl stations.
The center tracker detector will have four MuPix tracking layers consisting of several modules
built from the senor-HDI-polyimide composites. As shown in Figure 2.10 is the CAD drawing of
the two inner tracking layers and the muon stopping target. The inner tracking layers are 12 cm
long to cover the muon stopping target with a length of 10 cm. They are at radius1 of 23.31mm
and 29.80mm respectively. The two outer tracking layers are at much large radius of 73.87mm
and 86.34mm and have a length of 34 cm and 36 cm respectively to provide a large acceptance for
the decay electrons. V-folds supporting structures made from polyimide are used for maintaining
the mechanical stability of the two long outer pixel tracking layers. A drawing of the centering
tracker station with the mounting structure is shown in Figure 2.11.
As mentioned in previous paragraph, the trackers at the recurl stations are copies of the two
outer tracking layer of the center tracker for the momentum measurement of the recurling par-
ticles. The trackers will be immersed in dry helium and cooled by the helium gas flows. In total
2844 MuPix chips will be used to build the center tracker and the recurl trackers.
2.6.2 Fibre Detector
The Mu3e fibre detector is planed for the timing measurement in the center station, especially
for the timing measurements of the particles which do not reach the recurl stations. The fibre
detector is required to achieve a timing resolution of better than 500 ps and a detector efficiency
close to 100% for the suppression of the accidental background. Minimal amount of material
should be used in the fibre detector to reduce the deterioration in the momentum measurement
resolution. Furthermore, the fibre detector has to cope with the high rate environment and very
tight space constraints.
The fibre detector is built from scintillating fibres coupled to the Silicon Photomultipliers (SiPMs).
Shown in Figure 2.12a is a CAD drawing of the scintillating fibre ribbons, which will be made
by three or four layer of 250 μm scintillating fibres glued together. The ribbons will be placed
at a radius of 64mm, right below the third pixel tracking layer. The ribbons will be longer than
28 cm, which is determined by the acceptance of the outer tracking layers.
Due to the tight space constraints, SiPMs are the only option for the photon sensors in fibre
detector. SiPMs also have the advantages of insensibility to the magnet field, relatively high
photon detection efficiency (PDE) and fast timing response. The fibre ribbons are coupled to
the SiPM arrays at both sides, as shown in Figure 2.12b and Figure 2.13. Acquiring signals at
both sides will help with improving the timing resolution and to remove noise event at later data
processing stages in the Data Acquisition system (DAQ).
The SiPM will be readout by the dedicated Application Specific Integrated Circuit (ASIC), the
MuTRiG chip, which sit on the front-end readout printed circuit board (PCB) connected to the
1Radius is defined as the minimum distance between the MuPix chip and the center axis.
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(a) Fibre ribbons.
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(b) SiPM and fibre array.
Figure 2.12: CAD drawing of the scintillating fibre detector. Reprinted or modified from [6].
Please note that the optimal number of fibre layers is under investigation.
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Figure 2.13: CAD drawing of the Mu3e fibre detector. Modified from [7].
SiPM PCB via flex print. The front-end readout PCBs will be fixed on the cooled support plates
around the beam pipe.
Modular design is also applied for the fibre detector. The fibre detector consists of six modules,
each of which is built from two fibre ribbons and their corresponding SiPMs, flex prints fixed to
the mechanical support at both sides. The fibre modules can be mounted or unmounted radially.
2.6.3 Tile Detector
The timing resolution of the fibre detector alone is not sufficient for the desired accidental back-
ground suppression. It is complemented by the timing measurements from two identical tile
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detectors sitting inside of the pixel tracking layers in the recurl stations. As there is no material
budget requirements for the tile detector, much thicker scintillating material can be used com-
pared to the fibre detector, yielding much larger signals and significant better timing resolution.
Achieving a timing resolution of better than 100 ps and a detector efficiency close to 100% is the
main goals of the tile detectors. Very tight spatial constraints are also applied to the tile detectors.
The tile detectors follow the modular design concept. The basic unit of the tile detector, re-
ferred as submodule, is shown in the Figure 2.14. It consists 32 channels in two 4 × 4 scintil-
lating tile matrices glued to SiPMs. The tiles will be made from Ej-228 [50] fast plastic scin-
tillator with a size of 6.3mm × 6.2mm × 5.0mm for the two center rows of cubic shape tiles
and 7.44mm × 6.2mm × 5.0mm for two edge rows of trapezoidal shape tiles. Each tile will be
wrapped with reflecting foil individually to improve light collection and to avoid optical crosstalk
between tiles. A outlet window with a size of the SiPM active area will be cut out on the reflecting
foil for transferring the scintillating photons to the photon sensor. The SiPM with 3mm × 3mm
active area and 50 μm × 50 μm pixel size is chosen to achieve sufficient signals and optimized
timing resolution [51]. The SiPMs will be soldered on the flex print PCB and read out by the
MuTRiG chip which sits on the center part of the PCB. Around 1000 photons are expected to be
detected by the SiPM in the tile detector compared to a few photon in the fibre detector.
14 submodules will wrap around a metal supporting structure to form a 448 channels module,
which will be cooled by water running through the structure. The tile detector at each recurl
station is made from seven module on the end ring with a length of 368mm and a outer radius
of 62mm. The two tile detector will comprise of 6722 detector channels in total. A CAD drawing
of the tile detector station is shown in Figure 2.15.
2.7 Data Acquisition system
The DAQ system of the Mu3e experiment is a streaming system without a hardware trigger. The
zero-suppressed hit information data from the detectors is sent to DAQ system continuously. The
overall view of the Mu3e experiment DAQ system is shown in Figure 2.16.
The DAQ system consists of three layers: the front-end FPGAs, the switching boards and the
filter farm. In the first layer, the hit information data are sent from both the tracking detectors
and the timing detectors to the front-end FPGAs with 1.25Gbps LVDS links. Depending on the
occupancy of the detectors, a row data rate of∼105Gbps between the detectors and the front-end
FPGAs is appraised for the Phase I of the experiment. Using the time stamp information of each
hit data, the front-end FPGAs also performed a sorting and grouping operation on the buffered
hit data into different packets of 50 ns length. A preliminary clustering operation is also applied
on the fibre detector data to reduce the data rate to the next layer.
The front-end FPGAs send the packets to the switching boards using optical links with 6Gbps
bandwidth per link. The switching boards merge the packets from different front-end FPGAs and
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Figure 2.14: CAD drawing of a Mu3e Tile submodule. Modified from [51].
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Figure 2.15: CAD drawing of a Mu3e Tile detector station [7].
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Figure 2.16: Schematic of the DAQ system [53].
deliver the merged packets to the FPGA PCIe boards in the event filter farm PCs, allowing every
event filter farm PC to see the data from all the detectors for a certain time slice. The optical links
with 10Gbps bandwidth per link will be used between the switching boards and the event filter
farm PCs.
The FPGAs in the event filter farm PCs will perform the event building, buffering and simple
event clustering, sorting and selection. The event data are then transferred to the memory of the
high-performance graphics processing units (GPU) through the main memory of the PC via Direct
Memory Access (DMA). An online selection algorithm with track fitting and vertex reconstruction
will be running on the GPUs to reduce the data rate by a factor of 100. The selected events are
then delivered from the filter farm PCs to the center DAQ computer, where the well established
Maximum Integrated Data Acquisition System (MIDAS) [52] software will be running. The final
data rate from the filter farm PCs to the center DAQ computer is expected to be in the order of
50-100MByte/s and a Giga bit Ethernet link will be used there.
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Silicon Photomultiplier
Silicon Photomultipliers (SiPMs) are solid-state photon sensor with the capability of detecting
single photon. With the development in the last decade, SiPMs have become more and more
popular for photon detection in the fields of high energy physics and medical imaging for their
comparable performance to the conventional photomultiplier tubes (PMT) and their additional
advantages of insensitivity to the magnet, compact sizes, low operation voltage and good timing
performance. SiPMs are chosen as photon sensors for the Mu3e fibre and tile detectors.
In the first part of this chapter, the working principle of the SiPM will be outlined. Then will
follow a description of the electronic module and the typical output signal of the device. In the
last part, the basic property of SiPMs will be discussed.
3.1 Working Principle
Solid-state detectors use the small energy-gap between the valence band and conduction band
in the semiconductor material, such as Silicon and Germanium, for radiation detection. Despite
the solid-state detectors are of different types and various properties, they are all based on the
properties of the p-n junction.
P-N Junction
The p-type semiconductor materials are generated by doping the intrinsic semiconductor material
with the acceptor impurities and has larger concentration of the positive charge carriers (holes)
than the negative charge carriers (electrons). Conversely, the n-type semiconductor is made from
intrinsic semiconductor material doped with the donor materials and has larger concentration of
electrons than holes. The p-doped and n-doped semiconductor materials are relative conductive
due to their abundant majority charge carriers. In the p-n junction, the majority charge carriers
of the p-type and n-type semiconductor materials diffuse towards and combined with each other,
leaving net charge of fixed ions behind and forming the space charge region, or the depletion region.
An electric field is created with the net charge distribution in the depletion region and opposes
with the diffusion process. A equilibrium will be built up between the diffusion process and
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Figure 3.1: Circuit symbol, schematic structure and electronic field distribution of a p-n junction.
increasing of the electric field. The structure of a p-n junction and the electric field distribution
in the depletion region are shown in Figure 3.1.
The depletion region has some attractive properties as a radiation detecting medium. By ab-
sorption of a photon in this volume, an electron can be excited from the valence band to the
conduction band of the material through photoelectric effect, generating an electron-hole pair.
Sensing the electric field existed in the depletion region, the generated electron drifts to the n-
doped electrode and the hole drifts to the p-doped electrode. An electrical signal is created by
the motion of the generated electron and hole [54].
The p-n junction can work as a photon detector but has very poor performance. The electric
field in the depletion region is not strong enough such that the generated electrons and holes are
not moving rapidly and can be easily lost by recombination or trapping. In addition, the depletion
region, which is the sensitive detector volume, is very small.
The p-n junction can be biased in a reversed direction, where the n-doped part (cathode) is
applied with higher potential than the p-doped part (anode). As the depletion region has much
higher resistivity than the n-doped or p-doped materials, the applied voltage is virtually applied
on the depletion region, strengthening the electrical field in the depletion region. The majority
charge carriers in both parts are pushed to the electrodes, extending the width of the depletion
region.
PIN Photodiodes
For photon detection, the PIN photodiode is a useful alternative for its advantages over the con-
ventional p-n junction. The schematic structure of a PIN diode is shown in Figure 3.2. It has a
sandwich structure of a thin high p-doped layer, a thick intrinsic semiconductor layer and a thin
high n-doped layer. Only a small reversed voltage is required to fully deplete the intrinsic region.
Due to the thick intrinsic layer, the depletion region is largely extended compared to the p-n
junction, resulting in a much larger sensitive volume and much higher efficiency. Furthermore,
the width of the depletion region and the detection properties of the p-n junction depend on the
applied voltage and the temperature. The sensor response of the PIN photodiode is not influence
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Figure 3.2: Circuit symbol, schematic structure and electronic field distribution of a PIN diode.
Based on a figure from [51].
by the variations on the operation voltage and the temperature once the intrinsic region is fully
depleted. However, the PIN photodiode is not able to detect small number of photons due to the
lack of internal amplification mechanism.
Avalanche Photodiodes
Avalanche Photodiodes (APDs) follows the development and offers the possibility to measurement
low light flux with a build-in amplification mechanism.
The structure of an APD is shown in Figure 3.3. Compared to the PIN photodiode, APD has
an additional p-doped layer (푝 layer) between the intrinsic layer(푖 or 푝− layer) and the high n-
doped layer (푛+ layer) to generate a high doping gradient at the p-n junction region. With a high
reversed bias voltage (100-200V for silicon), a strong electrical field is generated around that
area. The electron, which is generated from the absorption of a photon and drifts to the high
electrical field region, is strongly accelerated and can gain enough energy to create secondary
electron-hole pairs through impact ionization, yielding an avalanche multiplication.
The avalanchemultiplication factor, or the gain of an APD, is governed by the number of created
secondary electron-hole pairs per unit length, or the ionization coefficient, which is determined
by the applied bias voltage.
The relationship between the gain of an APD and the applied bias voltage is sketched in Fig-
ure 3.4, which usually can be obtained with an "I-V" curve measurement.
There are three different working regions depends on different reversed bias on an APD. At
low voltages, the electrons can not be accelerated to enough energy for impact ionization due
to small electrical field present in the APD. In this mode, the APDs essentially work like a PIN
photodiode.
In the second working region with higher applied bias voltage, the electrical field is strong
enough to accelerate the electrons to enough energy for creating secondary electron-hole pairs
and undergoing avalanche multiplication process. As holes have smaller ionization coefficient
than electrons [55–57], the holes can not gain enough energy for impact ionization in this bias
region. Thus the avalanche process stops when the electron avalanche reaches the boundary of
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Figure 3.4: Gain of the APD in different reverse bias voltage.
the avalanche region. This is the linear mode for the operation of an APD. The logarithm of the
gain increases linearly with the applied bias voltage and the gain can reach as high as 103.
For the third operation region, the bias voltage exceeds so called breakdown voltage 푉푏푟. In this
region, the electrical field is so strong that not only the electrons, but also the secondary holes gain
enough energy for impact ionization and undergoing avalanche process. The electron avalanches
and hole avalanches propagate towards two different direction and initiate new avalanches for
each other. This results in a self-sustaining multiplication process and a constant current through
the APD device. This process is called Geiger discharge and an APD working in this region is
referred as Geiger mode Avalanche Photodiode (G-APD) or single-photon avalanche diode (SPAD).
Once the G-APD is triggered, the avalanche current flowing through the device is constant and
the G-APD is not sensitive to further incoming particles. In order to reset the device for the next
photon detection, the bias voltage has to be reduced to the breakdown voltage 푉푏푟 to stop the
Geiger discharge current. This process is referred as quenching. A commonly used technique
is passive quenching, which is to connect the G-APD in series with a resistor of O(100 kΩ) to
the bias voltage. Figure 3.5 shows the working principle of the passive quenching in a G-APD.
When there is no avalanche process ongoing, there is no current flowing through the resistor
and G-APD. Due to big resistance of G-APD device under the reverse bias, all the bias voltage
are virtually applied on the G-APD. Upon triggered by the absorption of an photon, the G-APD
undergoes Geiger discharge and the avalanche current builds up. This current also flows through
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Figure 3.5: Working principle of passive quenching in a G-APD [51].
the quenching resistor, generating a voltage drop of 푉푞 = 퐼 · 푅푞 over the resistor and reducing
the voltage over the G-APD 푉푑 = 푉푏푖푎푠 − 푉푞. The electrical field in the depletion region falls with
푉푑 and will become too week to allow self-sustaining avalanche process when the 푉푑 drops to
the breakdown voltage 푉푏푟. After quenching, the voltage over the G-APD slowly recharges to the
applied bias voltage. The resulting output signal is a current pulse with a fast rising edge and a
slow recovery tail and of a fixed charge 푄. The output change comes from the difference of the
charge stored on the diode capacitance 퐶퐴푃퐷 with its bias voltage changed from 푉푏푖푎푠 to 푉푏푟, thus
output charge 푄 can be obtained by:
푄 = (푉푏푖푎푠 − 푉푏푟) · 퐶퐴푃퐷 = 푉표푣 · 퐶퐴푃퐷. (3.1)
where 푉표푣 = 푉푏푖푎푠 − 푉푏푟 is the applied over voltage of the G-APD.
The gain of the G-APD can be as high as O(106), which is comparable to that of PMTs. The
majority limitation of G-APD is that it is a binary device and can only count single photon, as its
output signal does not depends on the number of incoming photon.
Silicon Photomultiplier
The photon counting limitation of G-APD is solved by the development of the Silicon Photomulti-
pliers (SiPMs)1.
SiPM is pixelated device. The pixels are identical and each of them is a Geiger-mode APD
connected with a quenching resistor. A picture of a SiPM and a microscope view of its pixel can
be seen in Figure 3.6a and the schematic of a SiPM is shown in Figure 3.6b. All the pixels are
connected in parallel to a common bias input and a common output. The output signal of a SiPM
is the sum of the current signals from all the pixel. As each pixel acts as a binary device and
1There are different names for this device, such as Multi Pixel Photon Counters (MPPCs), depending on the manu-
facture.
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Figure 3.6: (a) A picture of a 3mm × 3mm SiPM and a microscope picture of the 50 μm × 50 μm
pixels. (b) Schematic drawing of a SiPM. (c) Cross-section structure of a SiPM pixel [58].
outputs a defined charge 푄푝푖푥푒푙 once triggered by a photon, the total output charge 푄 is the sum
of the charges from all the triggered pixel:
푄 =
푛푡푟푖푔푔푒푟푒푑∑
푖
푄푝푖푥푒푙,푖 = 푛푡푟푖푔푔푒푟푒푑 ∗ 푄푝푖푥푒푙 (3.2)
Thus the number of the triggered pixels can be extracted from the output charge of SiPMs and
can be used to infer the number of incoming photons.
Figure 3.6c shows the structure of a single pixel. The diode part has similar structure to that of
an APD. Guard ring structures are added around the p-n junction area of each pixel to suppress
the undesired high electrical field at the pixel edges. The cathode of the diode (푛+-doped layer)
in each pixel is connected to a metal contact for the common bias connection over a quenching
resistor realized by polysilicon1. The transparent 푆푖푂2 layer acts as the insulation between the
metal contacts and the semiconductor materials.
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Figure 3.7: Electrical models of a G-APD and a SiPM.
3.2 Electrical Model
Figure 3.7a shows the electrical model of a G-APD with quenching circuit [59]. The G-APD is
modeled as parallel connection between a junction capacitance 퐶푑 and a series connected com-
ponents of a switch 푆, diode resistance 푅푑 and voltage source 푉푏푟. 푅푞 is the resistor for passive
quenching of Geiger discharge. 퐶푠 presents the parasitic capacitance of the diode cathode termi-
nal to ground. 푅푠 is the readout resistor to convert the G-APD output current signals to voltage
signals.
The electrical model of G-APD was later extended for SiPM by F. Corsi et al. [60]. As shown in
Figure 3.7b, the SiPM is modeled by parallel connection of a firing pixel with the other inactive
pixels. Each pixel is modeled similarly to G-APD with a quenching circuit. As the quenching
resistors are manufacture close to the diodes inside the pixels of a SiPM, thus the parasitic capac-
itance between the quenching resistors and the diodes in the same pixel, 퐶푞, can not be neglected
and is added into the model. The inactive pixels are grouped and presented by the components
푅푞,푛, 퐶푞,푛 and 퐶푝푥푙,푛. Assuming the total pixel number of the SiPM is 푁, then 푅푞,푛 = 푅푞/(푁 − 1),
퐶푞,푛 = (푁 − 1) · 퐶푞 and 퐶푝푥푙,푛 = (푁 − 1) · 퐶푝푥푙. 퐶푠 is presenting the parasitic capacitance between
the bias distribution lines on the SiPM surface to the silicon substrate. 푅푏푖푎푠 and 퐶푏푖푎푠 are part of
the biasing circuit and have typical values of 10 kΩ and 100nF.
Triggering a pixel is corresponding to closing the switch 푆 in the firing pixel. At the moment of
closing the switch, the voltage at node X 푉푥 equals to 푉푏푖푎푠, the voltage at the output node 푉표푢푡푝푢푡
equals to 0 and 퐼푑 , the current flowing through 푅푑 , jumps to (푉푏푖푎푠 − 푉푏푟)/푅푑 . The charge stored
in the pixel capacitance 퐶푝푥푙 starts to discharge with a time constant 휏푞 ∼ 푅푑 · (퐶푝푥푙+퐶푞), causing
푉푥 and in turn 퐼푑 to drop. Once 퐼푑 falls below a level of a few μA, the avalanche in the pixel is
1The quenching resistors are realized by metal films in some device.
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Table 3.1: Component parameter values for the SiPM electrical model in the simulation. Param-
eter values for SiPM are taken from [62].
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Figure 3.8: SiPM response from simulation using the SiPM electrical model.
quenching and switch 푆 is open. After quenching, 푉푥 will recover to 푉푏푖푎푠 with a much larger time
constant of 푅푞 · (퐶푝푥푙 + 퐶푞) before 퐶푝푥푙 is recharged. The voltage at the output node 푉표푢푡푝푢푡 will
have a tail with a time constant related to 푅푞 · (퐶푝푥푙 + 퐶푞) and 푅푠 · 퐶푠 [61]. An example SiPM
repose simulated with the SiPM Model is shown in Figure 3.8. The parameter values used in the
simulation are taken from [62] for S13360 3mm × 3mm sensor size, 50 μm pixel pitch MPPC.
The values are listed in Table 3.1.
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Figure 3.9: Single Photon Spectrum of a SiPM [63].
3.3 Basic Properties
3.3.1 Gain
Due to the quenching mechanism, the G-APD of the SiPM pixel will produce a fixed amount of
charge in each avalanche multiplication process. The gain of SiPM is defined as the ratio of the
generated charge 푄푝푖푥푒푙 in a SiPM pixel to the elementary charge 푒:
퐺 =
푄푝푖푥푒푙
푒
=
푉표푣 · 퐶푝푥푙
푒
=
(푉푏푖푎푠 − 푉푏푟) · 퐶푝푥푙
푒
(3.3)
where 푉표푣 is the applied over voltage, 푉푏푖푎푠 is the bias voltage of the SiPM, 푉푏푟 is the breakdown
voltage of the SiPM and 퐶푝푥푙 is the pixel capacitance. The same as the G-APD, the gain of SiPM
is in the order of O(106).
Figure 3.9 shows a typical charge spectrum of SiPM at low light intensity, which is also referred
as Single Photon Spectrum (SPS). The peaks corresponding to different number of triggered pixels
is clearly distinguishable. Due to the manufacture variance, the gain of each individual pixel is
not uniform. This error source has contributed to the widening of individual peaks.
The gain of SiPM also fluctuates with the ambience temperature due to the temperature de-
pendence of the breakdown voltage.
3.3.2 Photon Detection Eﬃciency
The Photon Detection Efficiency (PDE) is defined as the probability that an incoming photon trig-
gers the SiPM to generate an output signal. It can be expressed as follows:
푃퐷퐸 = 휀퐹퐹 · (1 − 푃푅(휆)) · 푄퐸(휆) · 푃퐺(휆,푉,푇) (3.4)
휀퐹퐹 is the geometry fill factor describing the ration between the effective detection area to the
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Figure 3.10: PDE vs. wavelength characteristic of the Hamamatsu S13360 series MPPC with
50 μm pixel pitch [64].
whole sensor area. Due to the dead area consumed by the quenching resistor1, the guarding ring
structure, as well as the metal bias connection, the fill factor is normally between 25% to 80%
depending on the pixel sizes and the pixel layout scheme. For senor with larger pixel sizes, a
larger fill factor usually is achieved. 푃푅(휆) describes the reflection of the photon with a energy
of ℎ푐/휆 on the sensor surface and (1 − 푃푅(휆)) is the factor of the photon entrance transmittance.
푄퐸(휆) is the wavelength dependent quantum efficiency of a pixel and describes the probability for
a photon with given energy to generate an electron-hole pair in the pixel. The Geiger efficiency,
푃퐺, describes the probability of an initial electron triggering a Geiger discharge in the pixel, which
depends on the photon energy, temperature and the bias voltage.
The PDE of the sensor is wavelength, temperature, and bias voltage dependent and is significant
different between different SiPM models. As shown in Figure 3.10 is an PDE characteristic of the
Hamamatsu S13360 series MPPC with 50 μm pixel pitch at their recommended bias voltage and
a temperature of 25 ◦C. At the peak sensitivity wavelength range 휆푝 ∼ 450 nm, the PDE of these
sensors reaches around 40%. For sensors with different pixel sizes, the PDE of a sensor at peak
sensitivity wavelength usually ranges from 20% to 50%.
3.3.3 Dark Noise
The dark noise event is an avalanche breakdown event without a photon reaching the sensor and
the resulting signal is indistinguishable to the signal triggered by the absorption of a photon. The
Dark Count Rate (DCR) is the characteristic to quantize the dark noise of a SiPM.
There are two known processed to generate the dark noise event, the thermal excitation and
1In some new sensor models, the quenching resistors are made from metal films which are transparent
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quantum tunneling effect. The dark noise events induced by thermal excitation are triggered by
the electrons which are excited from the valence band to conduction band via phonon interaction.
The thermal excitation process is significant enhance by the intermediate energy levels introduced
by the lattice defects and thus depends on the purity of the silicon material. This process also
strongly depends on the temperature and DCR rises exponentially with the temperature of the
sensor [65].
The dark noise events generated from quantum tunneling originate from the electrons in the
valence band in the p-doped material tunneling across the band gap to the conduction band of
the n-doped material in the avalanche region of the pixel, assisted by the strong electrical field
presented in this region. The quantum tunneling process is determined by the bias voltage and
independent of the temperature. It is the dominating process for dark noise events at high bias
voltage.
With the development of SiPMs, the DCR has been largely reduced for the last few years.
Currently, the Hamamatsu S13360 series MPPC achieve a typical DCR of ∼55 kHz/mm2 at room
temperature [64]. Models with ultra low DCR of 30 kHz/mm2 are also available [66].
3.3.4 Crosstalk
During the avalanche process in the pixel, photons in a energy range of of 0.8-2.5 eV can be
generate [67]. If such photons have sufficient energy to create a electrons-hole pair, then they
can be absorption in current pixel or in the neighboring pixel and initiate a new avalanche process
there. A Crosstalk signal is generated by the avalanche process in the neighboring pixel with the
absorption of an avalanche emitted photon. The creation and absorption process of such photons
happens on a short time scale and the crosstalk signal can not be distinguished from the primary
signal. The probability of avalanche photon emission with sufficient energy to create secondary
electron-hole pair is around 1.2 · 10−5 푝ℎ표푡표푛/푒− [67] and thus around 12 such photons can be
generated in an avalanche process for sensors with a gain of 106.
The crosstalk probability increases with higher bias voltage and smaller pixel size. For higher
bias voltage, more charge carriers are created in the avalanche process and the probability to ini-
tiate an avalanche breakdown is higher. Thus the number of the avalanche emitted photon with
sufficient energy increases and the possibility of such a photon initiate a avalanche in the neigh-
boring pixel increase, leading to a higher crosstalk probability. For SiPM with smaller pixel, the
avalanche emitted photons are more likely to reach the neighboring pixel and initiate a avalanche
process there. The crosstalk can be significantly suppressed to a few percent by adding optical
trenches between pixels [62].
3.3.5 After-Pulse
After-pulsing describes the delayed secondary avalanche phenomenon. There are two known
sources for the after-pulses. One source is the charge carriers trapped by the impurities of the
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silicon lattice during the primary avalanche process. The trapped charge carriers is released after
a certain time and could trigger a secondary avalanche. The trapping time, which is the delay of
the secondary avalanche in this case, can be different for different impurities and different charge
carriers. The second source is charge carriers generated by the absorption of avalanche emitted
photons on the silicon substrate. These charge carriers could drift to the avalanche region and
trigger a secondary avalanche there. The delay of the secondary avalanche is the drifting time of
the charge carriers, which is in the order of O(10 − 100 ns).
If the after pulse happens during the recharging time of the pixel, the change of the after pulse
is small then a full signal charge since the bias voltage of the pixel is not fully recovered.
3.3.6 Dynamic Range
After quenching of a Geiger discharge, the SiPM pixel has to recover to detect the next photon.
The recovery time of the pixel is in the order of O(100 ns). If a second photon arrive in the pixel
within a delay that is much shorter than the pixel recovery time, the pixel will be insensitivity to
the second photon and the output signal is identical to the signal triggered by single photon.
Assume 푁푝ℎ표푡표푛 photons simultaneously and homogeneously arrive at the surface of a SiPM
sensor with 푁푝푖푥푒푙 pixels. If the 푁푝ℎ표푡표푛 is much smaller than 푁푝푖푥푒푙, the sensor output charge is
proportional to the number of detected photons, as the probability of several photons hitting on
the same pixel is small and the number of fired pixel 푁 푓 푖푟푒푑 is
푁 푓 푖푟푒푑 = 휀푃퐷퐸 · 푁푝ℎ표푡표푛 (3.5)
where 휀푃퐷퐸 is the photon detection efficiency of the sensor.
With the increase of the 푁푝ℎ표푡표푛, the sensor will not repose linearly with 푁푝ℎ표푡표푛 as the proba-
bility that two or several photons are absorbed in the same pixel goes higher. This leads to the
saturation effect of the sensor and 푁 푓 푖푟푒푑 is given by:
푁 푓 푖푟푒푑 = 푁푝푖푥푒푙 · (1 − 푒−
푁푝ℎ표푡표푛 ·휀푃퐷퐸
푁푝푖푥푒푙 ) (3.6)
3.3.7 Timing Measurement
Due to the fast avalanche development during Geiger discharges, SiPMs has shown great po-
tential in the timing measurement for particle detection. Leading edge discrimination (LED) are
commonly used to mark the arrival time of the SiPM signals with the time stamps when the SiPM
signals passes the threshold.
Shown in Figure 3.11 is the two timing error sources for the leading edge discrimination, time
walk and time jitter. Time walk is the timing variation due to different signal amplitudes. The
discrimination threshold is typical set above the baseline of the SiPM to avoid noise triggering.
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Figure 3.11: Timing errors with leading edge discrimination.
Thus the time intervals for SiPM signals to develop and to pass the threshold are different for sig-
nals with different amplitudes. The signals with larger amplitudes trigger earlier than the signals
with smaller amplitudes. The time walk can be corrected with the signal amplitude information.
Time jitter is the statistic time stamp fluctuation due to noise in the system. The time jitter 휎푡
is determined by:
휎푡 =
휎푣
d(푣(푡))/d푡 (3.7)
where 휎푣 is the total noise in the system and d(푣(푡))/d푡 is the slop of the SiPM signal at the
discrimination point.
There are different sources contribute to the total system noise 휎푣, such as the statistic fluctu-
ation of the charge carrier creation and initiation of the avalanche, the fluctuation of avalanche
buildup process, as well as the noise on the quenching resistor and in the readout electrics. The
baseline fluctuation due to the pipe-up effect of the dark count noise also contribute to the 휎푣 and
degrades the time jitter at high bias voltages.
The slop d(푣(푡))/d푡 is determined by the speed of the avalanche development, the detector
parasitic, the bandwidth of the readout electronics, as well as the number of photons arrived at
the sensor surface before the discrimination time. A more detailed discussion on the SiPM timing
performance can be found in [61].
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Chapter 4
Introduction to CMOS Technology and
Digital Logic Circuit
Application Specific Integrated Circuits (ASICs) have been wildly used for the readout of the detec-
tors in the high energy physics experiments and medical imaging system, especially for system
with large number of signal channels. ASIC is able to accommodating a large number of readout
channels in miniaturized sizes with low cost per channel and low power consumption compared
to the readout circuit with discrete components. Moreover, the readout circuit can be put close
to the detector due to the miniaturized size of the ASICs. This will minimize the parasitic capac-
itance on the connection of the detector and the readout electronics, which helps to improve the
timing performance of the detector channel and to reduce the noise on the input of the readout
electronics.
Complementary Mental Oxide Semiconductor (CMOS) is a commonly used technology to con-
struct the readout ASICs for radiation detection detectors, due to its advantages of low cost, low
complexity, relatively low power consumption, high integrated density as well as being capable
of combining analog circuit and digital circuit on the same chip.
In this chapter, the basic component to build ASICs in CMOS technology will be described and
the building blocks for the digital circuit will be introduced.
4.1 CMOS Technology
Metal oxide semiconductor field effect transistors (MOSFETs) are the basic components in CMOS
technology. In analog circuit design, MOSFETs, together with other components like resistors and
capacitors, are manually selected, parameterized and placed to build circuit with desired signal
processing functionality and performance. In the digital logic circuit, the basic logic gates are
also built up with MOSFETs.
4.1.1 MOSFET
CMOS technology provides both p-types and n-types MOSFET transistors. As shown in Figure 4.1
are the circuit symbol and the structure of n-type MOSFET transistor (NMOS). It has four con-
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nection terminals: bulk (B), gate (G), source (S) and drain (D). The bulk connection provides the
potential for the p-doped silicon substrate. It is realized by a high p-type doping region connected
to a mental contact. The source and drain are made by high n-type doping regions contacted with
metal interfaces. The gate terminal is constructed by a layer of polycrystalline silicon and a layer
silicon dioxide on top of the silicon substrate.
MOSFET transistor controls its conductivity between source and drain by the voltage between
gate and source 푉퐺푆. It can operate in three different mode depends on the voltages applied on
the, gate, source and drain terminals. Bulk terminal is usually connected to ground potential for
the functioning of the NMOS transistors.
When 푉퐺푆 is less than threshold voltage of transistor 푉푇퐻 , the transistor is turned off and there
is no conductivity between the drain and the source. This operation mode is called subthreshold
Mode.
When 푉퐺푆 > 푉푇퐻 and 푉퐷푆 < (푉퐺퐷 −푉푇퐻)1, the transistor is turned on and a conductive channel
is created allowing current to flow between the source and the drain. Such operation mode is
referred as triod mode.
In this working mode, the current between drain and source 퐼퐷 is given by:
퐼퐷 = 휇푛퐶표푥
푊
퐿
[
(푉퐺푆 − 푉푇퐻)푉퐷푆 − 12푉
2
퐷푆
]
(4.1)
where 휇푛 is the mobility of electrons, 퐶표푥 is the capacitance of the oxide layer per unit area, and
푊, 퐿 are the width and the length of the channel created between the drain and the source,
respectively.
When 푉퐺푆 > 푉푇퐻 and 푉퐷푆 > (푉퐺퐷 −푉푇퐻), the transistor is turned on and a conductive channel
is created. As 푉퐷푆 is sufficiently high and 푉퐺퐷 is less then 푉푇퐻 in this case, the conductive channel
is pitched off at the drain terminal. Although the conductive channel is pitched off and does not
extended to the full length between the source and the drain, the electrical field between the
channel and the drain is high enough such that the electrons can still reach the drain terminal
and the conduction continues. This operation mode is called saturation mode.
For transistor operated the saturation mode, the current between the drain and the source only
weakly depends on the 푉퐷푆 and is primarily determined by the 푉퐺푆:
퐼퐷 =
1
2
휇푛퐶표푥
푊
퐿
(푉퐺푆 − 푉푇퐻)2(1 + 휆푉퐷푆) (4.2)
where 휆 is the channel length modulation coefficient to describe the modulation effect of 푉퐷푆 on
the length of the channel and in turn on the channel current. As 휆 represents the relative variation
on the channel length, 휆 is small for long channels.
1This is equivalent to 푉퐺퐷 > 푉푇퐻
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Figure 4.1: (a) Circuit symbol of a NMOS transistor. (b) Cross-section of a NMOS transistor
operating in the triode mode. (b) Cross-section of a NMOS transistor operating in the saturation
mode.
A key parameter of the transistor, the transconductance, can be obtained by:
푔푚 =
∂퐼퐷
∂푉퐺푆
(4.3)
Neglecting the channel length modulation for long transistors, we have
푔푚 ≈ 휇푛퐶표푥푊
퐿
(푉퐺푆 − 푉푇퐻) =
√
2휇푛퐶표푥
푊
퐿
퐼퐷 (4.4)
The saturation mode is usually the preferred mode in analog signal processing circuits. Various
amplifiers are designed with the transistors working in the saturation mode. More details about
CMOS technology and analog circuit design can be found in several textbooks, such as [68, 69].
4.2 Digital Logic Circuit
The analog circuits work with continues variable current or voltage signals. The digital logic
circuits operate with on digital logic signals which have usually two levels and present the one
binary bit data (’0’ or ’1’) at any given time.
In the detector readout ASIC, the digital logic circuit performs various tasks simultaneously.
It processes the data signals from the digitization of the analog signals, provides signals to con-
trol the operating mode of the analog circuit modules, as well as buffers the data and provides
interfaces to communicate with the external data acquisition system and control system.
The digital logic circuits are made from transistor fundamentally. However, the complexity of
the digital logic design prevents manually placing of the transistors. Instead, in the digital design
the circuit are described in the register-transfer level (RTL), which model the circuit by describing
the digital signal flow between the register elements and logic operation on the digital signals.
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B
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0 1 0
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A
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A
B
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0 1 1
1 0 1
1 1 0
Figure 4.2: Circuit symbols and truth tables of commonly used logic gates.
EN
D Q EN D Q
0 X No change
1 0 0
1 1 1
Figure 4.3: Electronic symbol and truth table
of a D-latch.
CLK
D Q Clock D Q
Rising edge 0 0
Rising edge 1 1
Non-Rising X No change
Figure 4.4: Circuit symbol and truth table of a
flip-flop.
4.2.1 Logic Gates
Logic gates are the fundamental element in the digital circuits and perform boolean logic opera-
tion on the digital logic signals. The true tables describe the response of the logic gates. Figure 4.2
shows the electronic symbols and the true tables of six types of commonly used logic gates: AND,
OR, NOT, NANT, NOR and XOR gate.
4.2.2 Latches and Flip-Flops
Latches and flip-flops are the register elements in the digital logic circuit and used for store
information.
A latch is a level sensitive data storing device. Latches are of different types and implemen-
tations. A D-latch is based on the gated set-reset latch (SR latch) with a data (D) input and an
enable (EN) input. Figure 4.3 shows the circuit symbol and the true table of a D-latch. Whenever
enable line is high, the latch outputs what its input D is. When enable line is low, it outputs what
the input D was when the enable line was high last time. D-latch is asynchronous device as its
output doesn’t aligned with the edges of a clock signal.
A flip-flop is a synchronous device and it is sensitive to the edges its clock input port. The
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Figure 4.5: Schematic and timing diagram of a shift register with three flip-flops.
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Figure 4.6: Setup time and hold time violation.
symbol and the true table of a flip-flop is shown in Figure 4.4. The flip-flop has two inputs, the
data (D) input and clock (>) input. It will only change its output to what its D input is when
a rising edge of clock signal arrives. Flip-flops are the essential part of the sequential digital
logic circuits. For example, they can be used as memory devices to store the state information
of the finite state machine. Flip-flops are also the basic elements of shift-registers, which are
the essential part of many devices. Figure 4.5 shows a simple shift-register made up with three
flip-flops connected in series. At each clock tick, the data stored in the flip-flops are shifted to the
right one by one.
The input signal at the data input of a flip-flop must be hold steady within a time interval
around the rising edge of the clock signal such that the input data is reliably sampled. The
minimum length of time the data input signal should be held steady before the rising edge of
the clock signal is called setup time. The minimum length of time the data input signal should be
held steady after the rising edge of the clock signal is called hold time. Violation of the setup and
hold time can result in unpredictable behaved output, called metastable state of the flip-flop. An
example of setup and hold time violation is shown in Figure 4.6.
During the ASIC physical implementation, Static timing analysis (STA) is used to calculate the
delay on each net of the circuit and validate the timing of the circuit.
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Chapter 5
MuTRiG Chip Design
The MuTRiG (Muon Timing Resolver including Gigabit-link) ASIC is developed for the readout
of Silicon Photomultipliers for applications in the High Energy Experiments (HEP) which require
extremely high timing resolution and high event rate capability. It is dedicated to the readout
of the timing detectors in the Mu3e experiment, where both high timing resolution and high
event rate capability are required. The MuTRiG ASIC is the successor of STiCv3 chip [8, 9], the
mixed-signal SiPM readout ASIC developed in the framework of EndoTOFPET-US project [70].
The timing resolution of the STiCv3 chip is good enough for the timing measurements in the
Mu3e experiment. However, the chip is only capable of transferring ∼40 kHz/channel through
the 160Mbit/s data link, which is too slow for the Mu3e timing detectors, especially for the
fibre detector. The goal of the MuTRiG development is to provide high event rate capability and
preserving the high timing resolution from STiCv3 at the same time.
The good timing resolution of STiCv3 benefits from its differential analog front-end and the
50 ps binning time-to-digital converter (TDC). The same analog front-end and TDC were imple-
mented in theMuTRiG chip for the aim of preserving good timing resolution. A double data rate
serializer and a customized low-voltage differential signaling (LVDS) transmitter were developed
for establishing a gigabit data link with the Data Acquisition system (DAQ) for data transmission.
The hit event data can also be switched to a short length to further increase the maximum output
event rate of the chip. A few more new functionalities were implemented in the digital logic cir-
cuit of the MuTRiG chip for convenient and reliable operation of the chip. A MuTRiG prototype
ASIC has been produced in spring 2017 and was characterized since then.
The development and the characterization of the STiCv3 ASIC was a collaborative effort of a
group of people [8] and was also done as part of this thesis. However, the design of the MuTRiG
ASIC was performed only by the author and it is the newest generation of the timing chips family.
Therefore, this chapter will only present the design of the MuTRiG prototype chip.
The analog front-end and the TDC, which are the same modules from the STiCv3 chip, will
be firstly briefly introduced. Then the digital logic circuit of the MuTRiG ASIC will be detailed
explained. In the last section of this chapter, the physical implementation and the verification
performed for this prototype ASIC is also presented.
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5.1 Design Requirements
During phase I operation of theMu3e experiment, the accidental background has to be suppressed
below the level of 2 · 10−15 in order to observe the 휇+ → 푒+푒+푒− process with target sensitivity
of 2 · 10−15. This requires to suppress the background suppression by more than two orders of
magnitude with the timing measurements from the fibre and the tile detectors. In oder to achieve
required accidental background suppression factor and in the same time keep the signal accep-
tance close to 100%, the fibre and tile detector are required to provide timing measurements
with a resolution of 500 ps and 100 ps respectively. MuTRiG should provide low jitter and high
precision measurements together with the fibre and tile detector to achieve the required timing
resolution.
As ∼1000 photons are expected to be detected for the hit events in the tile detector and the
hit signals are much larger than DCR signals, the threshold of the readout electronics can be set
above DCR signal level in order to avoid the triggering of the dark noise events without degrading
the detection efficiency. The maximum hit rate on the tile SiPM detector channels are less than
60 kHz/channel [51], which will be the maximum event rate for the readout electronics of the
tile detector. However, only a few photons are detected in the photon sensors of fibre detector.
The threshold of the readout electronics has to be put below the DCR signal level to achieve a
higher detection efficiency and a better timing resolution. The hit rate on the fibre SiPM channels
are expected to be ∼720 kHz/channel including the DCR of ∼300 kHz from each SiPM channels
before irradiation [71]. The DCR of SiPMs will increase after irradiation andMuTRiG is required
to handle 1MHz/channel event rate to achieve 100% data acquisition efficiency for the readout
of the fibre detector.
5.2 MuTRiG Channel
An excellent measurement of the arrival time of the electrons from the muon decays is crucial
for both fibre and tile detectors in order to provide the required suppression of the accidental
background. Although the energy information of the events is not used for event reconstruction
of the signal event, it can be used to improve the timing resolution of the Mu3e tile detectors by
applying a time-walk correction to the measured time stamps [51]. For the Mu3e fibre detector,
the demand for sufficient output event rate and the difficulty to achieve enough energy resolution
at the low signal level have surpassed the benefit of the time walk correction. Thus the energy
information is omitted and will not be sent out for the Mu3e Fibre detector in order to save the
bandwidth of the output data link.
The MuTRiG chip provide the time of arrival information with a fast discriminator for leading
edge discrimination and a fine bin size TDC for generating the time stamps of the discrimination
signal. The energy of the event is measured with a linearized Time-over-Threshold method [61],
where the same TDC is used to generate the time stamp of the falling edge of the discriminator
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Figure 5.1: Trigger principle of the MuTRiG channel.
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Figure 5.2: Diagram of a MuTRiG channel.
output signal. In this way, both the time of arrival information and energy information of the
event can provided without additional analog to digital converter (ADC) circuit which otherwise
would complicate the channel design and might take up a lot of chip area and increase the power
consumption of the chip.
The readout principle of MuTRiG is shown in Figure 5.1. The SiPM signal is discriminated
with two different thresholds, one threshold for time of arrival measurement and one for energy
measurement. The two trigger signals from the discriminators are combined into one signal,
encoding the rising edge of the timing trigger signal and the falling edge of the energy trigger
signal into two rising edges of a combined signal which can be processed by the TDC. The time
of arrival information can be obtained from the timing measurement of the first rising edge. The
energy information of the event can be presented by the time difference between two rising edges
of the combined signal.
Figure 5.2 shows the channel diagram of MuTRiG. The SiPM current signal is taken by the
input stage of the analog front-end. After the input stage, two signals are provided to the timing
branch and energy branch for time and energy discrimination. The discrimination signals from
the timing and the energy branch are encoded in the hit logic module to generate the combined
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Figure 5.3: Schematics of one half of the MuTRiG input stage.
hit signal discussed in the previous paragraph. The TDC monitors the combined hit signal and
generates the time stamps for each rising edge of the hit signals. The on-chip event generation
logic then combines the digitized time stamps from the TDC module into full hit information data
including the time and energy information, which will be buffered on the on-chip memories and
later transfered out of the chip. The analog front-end, TDC and digital modules are configured
using a Serial Peripheral Interface (SPI) interface.
5.3 Analog Front-End
The analog front-end is designed in a fully differential structure to suppress the common-mode
noise from the external sources and the on-chip digital circuit. It consists of input stage, tim-
ing branch, energy branch and hit logic unit. Both timing branch and energy branch contain
amplification stages and discriminators.
Input Stage
The input stage buffers the input current signal from the SiPMs for the following signal processing
blocks. It provides a low input impedance to take in the SiPM signals, generates the output voltage
signals for the timing branch, and permits to adjust the DC voltage at the input terminal in a range
of 900mV which allows to compensate for differences of the optimum SiPM bias voltage level on
per channel bases.
The input stage is designed in a fully different manner, and Figure 5.3 shows one half of the
differential circuit. It based on a common gate transistor푀1with low frequency current feedback.
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Applying Kirchhoff’s current law to the node 퐴, 퐵 and 퐶, we have
퐼퐵퐼퐴푆 = 퐼푆푖푃푀 + 퐼푀1 (5.1)
퐼푀1 = 퐼퐹퐵 + 퐼푀2 (5.2)
퐼푀2 = 퐼푀4 (5.3)
where 퐼퐵퐼퐴푆 is the tail bias current; 퐼푆푖푃푀 is the current flow from the sensor to the input of the
MuTRiG channel; 퐼푀1, 퐼푀2 are the current flow though transistor 푀1 and 푀2 respectively; 퐼퐹퐸 is
the low frequency feedback current.
Combining above equations, the current through transistor 푀4 is given by
퐼푀4 = 퐼퐵퐼퐴푆 − 퐼퐹퐵 − 퐼푆푖푃푀 (5.4)
퐼퐵퐼퐴푆 is constant and 퐼퐹퐵 is also constant because of the low frequency response with respect to
the signals discussed here. If we differentiating both side of Equation 5.4 with respect to ∂퐼푆푖푃푀 ,
we can get:
∂퐼푀4 = −∂퐼푆푖푃푀 (5.5)
The diode connection of M4 gives rise to a voltage swing at the output node 푉푂푈푇 when a signal
current is injected to the channel. At first order, the transconductance of the transistor M4 gives
the inverse impedance at this node, and thus the voltage swing:
푔푀4 = ∂퐼푀4/∂푉퐺푆,푀4 (5.6)
푉퐺푆,푀4 = 푉퐶퐶 − 푉푂푈푇 (5.7)
Then we have:
∂퐼푀4 = −푔푀4∂푉푂푈푇 (5.8)
Thus the small signal output voltage swing is given by
푣푂푈푇 = ∂푉푂푈푇 =
1
푔푀4
∂퐼푆푖푃푀 =
1
푔푀4
푖푆푖푃푀 (5.9)
A smaller input impedance will help with the jitter performance by increase the slop of the
input signal [8, 61]. The MuTRiG input stage is designed such that the input impedance of the
47
5 MuTRiG Chip Design
input stage is stable over the full frequency range:
푅퐼푁 ∼ 1
푔푚,푀1
=
1√
2 · 휇푛퐶표푥 푊퐿 퐼푀1
(5.10)
=
1√
2 · 휇푛퐶표푥 푊퐿 (퐼퐵퐼퐴푆 − 퐼푆푖푃푀)
(5.11)
where 푅퐼푁 is the input impedance of the input stage, 푔푚,푀1 is the transconductance of the tran-
sistor 푀1 and 휇푛 is the mobility of the electrons in the transistor. A large tail bias 퐼퐵퐼퐴푆 has been
used in the input stage to achieve a low impedance.
In a large system, the bias voltage of the SiPMs are generated commonly for several sensors,
prohibiting to set the optimum bias voltage for each SiPM individually. The input stage also pro-
vides the possibility to fine tune SiPM operation voltage individually to its optimum bias voltage
by changing the푉푆푖푃푀 at the gate of the transistor 푀1. It can be also used to compensate the SiPM
breakdown voltage fluctuation due to temperature variation. The bias voltage 푉푆푖푃푀 is generated
by a Digital-to-Analog Converter (DAC).
Note that
퐼푀4 =
1
2
휇푝퐶표푥
푊
퐿
(푉퐶퐶 − 푉푂푈푇,푂퐹퐹푆퐸푇 − 푉푇퐻)2 (5.12)
where 휇푝 is the mobility of the holes in the transistor, 퐶표푥 is the gate oxide per unit area and푊,
퐿 are the width and the length of the transistor channel.
The operating point (i.e. the DC voltage at the output node) is defined by the constant tail
bias current 퐼퐵퐼퐴푆 and the feedback current 퐼퐹퐵. Neglecting 퐼푆푖푃푀 for the analysis of the operation
point and putting Equation 5.12 with Equation 5.4, the output signal offset 푉푂푈푇,푂퐹퐹푆퐸푇 is given
by
푉푂푈푇,푂퐹퐹푆퐸푇 = 푉퐶퐶 − 푉푇퐻 −
√
2(퐼퐵퐼퐴푆 − 퐼퐹퐵)
휇푝퐶표푥
푊
퐿
(5.13)
In the previous discussion, only the half circuit of the input stage was considered. By introduc-
ing a current difference between the differential 퐼퐹퐵 pair, also the output voltage offset difference
for the differential input stage is set, which will define the threshold for the time discrimination
branch connected to the input stage.
Timing Branch
The block diagram of the timing path is shown in Figure 5.4. It consists of a amplification block
and a discrimination block. The threshold for the discriminator block, 푉푇_푡ℎ푟푒푠ℎ표푙푑 , is the offset
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Figure 5.4: Diagram of a MuTRiG timing brach.
difference between its two inputs, which comes from the amplification of offset difference of
the input stage output signals (푉퐼푆,푂퐹퐹푆퐸푇_퐷퐼퐹퐹). The threshold range is designed to be very low
in order to trigger on the first or second photo electrons (p.e.). In fact, the threshold can be
configured to both polarities and over a range of 0 to ∼ 4 p.e. for Hamamatsu 3mm × 3mm
area, 50 μm pitch MPPC under norminal operating voltages. When the input voltage difference
of the discriminator is close to zero, small noise on the input signals might change its output
rapidly and cause glitches on the discriminator output which need to be masked from the TDC.
An internal hysteresis with positive feedback has been implemented in the discriminator such
that the discriminator will not be sensitive to such noise [61].
Energy Branch
The block diagram of the energy branch is shown in Figure 5.5. It selects one of the differential
amplified SiPM signal and uses a pulse shaper stage to shape the selected signal to a smooth
triangle-like shaped signal. The shaped signal is then compared with a voltage threshold with a
amplifier and a discriminator. The energy threshold is provided by a linear voltage DAC ranged
from 0V to 푉퐶퐶 (1.8 V). Also in the case of the energy measurement discriminator, positive
feedback is utilized to obtain a hysteresis to mask noise triggers on the energy discriminator
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Figure 5.5: Diagram of a MuTRiG energy branch.
output.
A linearized Time-over-Threshold(ToT)method is implemented for the energymeasurement [61].
The energy information of the hit particles can be referred from the charge of the SiPM signals.
When the SiPM charge is large enough, the SiPM input signal will saturate the input stage and
be cut off such that the charge of the SiPM signal will be discharged with a constant tail bias
current of the input stage 퐼퐵퐼퐴푆. Therefore, the width of the SiPM input signal, which is the dis-
charging time of the change from the SiPM, is then linearized to the charge of the SiPM signal.
The width of the SiPM signal seen by the readout channel is then measured by the ToT method.
The linearization of the hit signal starts only when the SiPM signal charge is large enough. The
pulse shaper stage stretches incoming signals to the same shape for both the linearization or
before linearization cases in order to improve the overall linearity of the energy measurement.
The pulse shaper stage can be turned off and the original incoming signals will be amplified and
discriminated.
Hit Logic Unit
The Hit Logic unit combines the discrimination outputs from the timing and energy branch (called
T_Trigger and E_Trigger signal respectively) into one signal (called Hit_Signal) such that
only one TDC is required for the timing measurements for both time of arrival and energy infor-
mation.
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Figure 5.6: Signal processing in the MuTRiG hit logic unit.
While the TDC is sensitive only to the rising edges, the rising edge of the T_Trigger signal
and the falling edge of the E_Trigger signal need to be sample to extract the arrival time and
energy information. The hit logic unit generates a common Hit_Signalwith the two rising edges
and an energy flag signal asserted only while sampling the falling edge of the E_Trigger signal.
The common Hit_Signal is generated by XOR combination of the discriminator output signals.
Since the rising time of the SiPM signal is very short and the rising edges of the T_Trigger and
E_Trigger signals are very close, the width of the first pulse is too short to trigger the operation
in the TDC, in particular when the pulse shaper stage in the energy branch is disabled. On the
other hand, when the pulse shaper stage is active, the E_Trigger signal might be longer than
the T_Trigger signal and the resulting XOR combination signal would only preserve the rising
edge and falling edges of the T_Trigger signal but not the falling edge of the E_Trigger.
Therefore, the signal processing unit as shown in Figure 5.6a is use, where a delay cell, a NAND
gate and a NOR gate are used before the output XOR gate. Figure 5.6b and Figure 5.6c shows the
signal logic processing in the hit log unit for both pulse shaper stage active and inactive cases.
The NAND gate and NOR gate works together to make sure that the falling edge of the E_Trigger
can be recorded correctly. The delay cell provides 15 ns to 20 ns delays to extend the width of the
first and second pulse on the Hit_Signal for the two cases respectively. The delayed E_Trigger
is used as the Energy_Flag to indicate the rising edge of the energy measurement.
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Figure 5.7: Working principle of the TDC.
The XOR gates connected to the Edge signal act as controllable inverters to to provide correctly
Hit_Signal polarity for the case when the SiPM is negative biased.
All the cells in the hit logic unit are designed in differential Current Mode Logic (CML). This
implementation has the benefit of a good rejection of noise on the digital power supply nets
while minimized the injection of switching noise to the latter. A downside of the CML logic
implementation is the increased static power consumption compared to CMOS logic, which is
however not of major concern for this application. Compared to the PLL used for the TDC and
the amplifiers in the timing branch of the front-end, the power consumed by the hit logic is still
small.
5.4 Time to Digital Converter
The time of arrival information of the hit signals are digitized by the on-chip Time-to-Digital
Converter (TDC) modules. The working principle of a TDC is shown in Figure 5.7, the TDC
module samples the state of a counter incremented with a reference clock (coarse counter) at
the arrival of a hit signal. Each reference clock interval can be sub-quantize for higher time
digitization resolution. Fine counter values is then generated for measuring the time interval
between the start time of a reference clock and the arrival time of the hit signal. The coarse
counter values and the fine counter values are recorded as the time stamp of the hit signal.
The schematic of the TDC module is shown in Figure 5.8. It consists of a global TimeBase unit
and latch units in each readout channel (TDC channel) . The global TimeBase unit provides the
common coarse counter and fine counter values to all the channels for time stamping. And the
latch units in the channels record the counter values from the TimeBase unit upon the arrival of
a hit signal. The recorded counter values are then read as time stamps by the digital logic circuit
of the chip, which also takes care of a proper reset of the latches after the digital time stamps has
been sampled by the digital logic circuit of the chip.
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Figure 5.8: Schematic of the TDC in MuTRiG. Re-drawn from [8].
TimeBase Unit
The TimeBase unit is built from a phase-locked loop (PLL) driving two sets of coarse counters.
The PLL generates a stable clock signal for timing measurements It consists of a Voltage Con-
trolled Oscillator (VCO) connected in a feedback loop. The output clock frequency of the VCO
can vary and is controlled by a bias voltage and regulated by the feedback loop in the PLL. The
feedback loop, which consists of a Phase Frequency Detector (PFD), a Charge Pump (CP) and
a Loop Filter, compares the phase of the VCO output clock with an external reference clock at
every clock cycle and generated the control bias voltage for VCO such that the VCO output clock
is locked in-phase with the stable external reference clock. Furthermore, the VCO output clock
frequency is also made unaffected from rapid disturbance on the clock as well as the power volt-
ages or ground potential with the help of the feedback loop. In this way, a low-jitter clock which
has the same frequency as the external clock is generated and its frequency is invariant under
process, voltage and temperature variation.
As shown in Figure 5.9, VCO is built from 16 delay cells connected in a ring with the inversion of
the output of the last cell connected to the input of the first cell to introduce the positive feedback
loop necessary to create the oscillation behavior. The output of the 8th delay cell in the circuit is
taken as the output clock signal. (In Figure 5.8 and Figure 5.9, the output of last cell is take as
clock output for illustration.) With either logic ’0’ or logic ’1’ propagating through the delay
cells, there are in total 32 VCO states in one clock cycle. The time interval of each VCO state lasts
is given by the propagation delay of each delay cells, controlled by the control bias generated by
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Figure 5.9: Working principle of the VCO cell.
the feedback loop. In the locked state of the PLL, the average propagation delay of the delay cells
is controlled such that < 휏푑 >= 1/32 × 1/ 푓푅푒푓 . In this way, each period of the reference clock
is subdivided into 32 fine bins by the VCO states. And the VCO states are used as fine counter
values for timing measurements.
The coarse counters is driven by the VCO output clock and count the number of cycle of VCO
clocks as coarse counter values. They are implemented by 15-stage Linear-Feedback shift register
(LFSR) which is fast enough to work with 625MHz VCO output clock. The LFSR is designed in a
way that the LFSR runs though a deterministic order of 215−1 states repetitively. The LFSR states
will be decoded into successive counter values in the later data processing stage by mapping the
LFSR states to its sequences number. The LSFR output is not stable at the time LSFR is changing
from one state to the next state.
Two coarse counters have been implemented in the TimeBase Unit in order to provide valid
timestamps at any moment. For a single counter, the output is invalid during the short period
when the counter is changing from one state to the next state. One reason is that the output of
the counter is not stable for a short time interval due to the fact that not all the flip-flips in the
LSFR are switch at the same time. It takes certain time for all the flip-flops to be stable. The other
reason is that the counter output should fulfill the setup- and hold-time constraints of the latch
units in the TDC channel. The change of counter output within the setup- and hold-time of the
latch units will not be registered correctly. Using two coarse counters, master coarse counter and
slave coarse counter which change its state at the rising and falling edge of the VCO output clock
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respectively, it is ensured that at least one counter has valid output at any moment. Both master
and slave coarse counter values are latched by the latch unit in the TDC channel and the valid
coarse counter value is selected according to the fine counter value in the digital logic circuit on
the chip.
TDC Channel
There is a TDC channel at each SiPM readout channel. It records the fine counter and coarse
counter values once there comes a hit signal from the analog front-end. As shown in Figure 5.8,
a trigger logic monitors the hit signal from the analog front-end and generates a hit output,
whose rising edge triggers the latching operation of the fine counter and coarse counter values
from the TimeBase Unit. The energy flag from the analog front-end is also registered in the same
time. The trigger logic generates a TDC_Data_Ready signal for data processing in the digital logic
circuit. Once the digital logic circuit take over the time stamp and Energy_Flag information, a
TDC_Reset signal will be asserted to clear the TDC_Data_Ready signal and also the latches in
the TDC channel. After a recovery time of ∼30ns, the TDC channel is ready to take the next hit
event.
DNL and INL
The PLL is designed to work in a frequency of 625MHz. Then the average fine counter bin size,
which is the average propagation delay of the delay cells in the VCO is
< 휏푑 >=
1
32
× 1
625 MHz
= 50 ps (5.14)
Due to the mismatch during the semiconductor production process, not all the delay cells will
have the same propagation delay, even though they are identically designed and have the same
layout. Besides, the propagation delay for logic ’0’ and logic ’1’ are also not the same for the
same delay cell. Therefore the sizes of the fine counter bins are not the same and this will result
in errors in the timing measurements. The variance of the fine counter bin sizes can be described
by differential nonlinearity (DNL) and integral nonlinearity (INL). The DNL of individual fine
counter bin is defined as the relative deviation of its bin size to the average fine counter bin size:
퐷푁퐿(푖) = 휏푖
< 휏푑 >
− 1 (5.15)
And the INL of a fine counter bin is defined as the deviation between the timing measurement
to ideal correct fine time measurement. INL can be calculated by integrating the DNL of the fine
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Figure 5.10: Measurement and correction of the TDC fine counter bins nonlinearity. Figures
modified from [8].
counter bins up to the bin under investigation:
퐼푁퐿(푖) =
푖∑
푗=0
퐷푁퐿(푗) (5.16)
The nonlinearity of the TDC fine counter bins can be evaluated with a statistical code density
test (CDT). A code density test for the TDC fine bins is demonstrated in Figure 5.10a. A large
number of random events must be generated andmeasured by the TDC. The number of the events
recorded in each single fine counter bins is a direct measurement of its relative bin size [72],
whereas the average number of events in the fine counter bins 푛푎푣푔 is used as a reference for
the expected ideal bin size. Thus, the differential nonlinearity of each fine counter bin can be
calculated by the deviation of the number of events in each fine counter bin to the expected
average number of events per bin:
퐷푁퐿푖 =
푛푖
푛푎푣푔
− 1 (5.17)
where 푛푖 is the number of recorded event in fine counter bin 푖.
With the knowledge from the code density test, the nonlinearity of the TDC fine counter bins
can be corrected by mapping the nonuniform fine counter bins to uniform bins [73]. As sketched
in Figure 5.10b, the real binning of one VCO clock cycle can be built with the real bin size infor-
mation of each bin from the code density test. This time interval can be ideally quantized into
uniform bins. By overlapping these two binning of one VCO clock cycle, a mapping can be gen-
erated from the real fine counter bins to ideal uniform bins. A small real fine counter bin might
be only mapped into one ideal bin. Others will mapped to multiple ideal bins. In such cases, a
random dithering can be used to distribute the events in this real bin to its corresponding ideal
bins.
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Figure 5.11: Block Diagram of the MuTRiG Chip.
5.5 MuTRiG Digital Part Design
The time stamps generated from the TDCs are processed, stored and transferred to external DAQ
system by the on-chip digital logic circuity. Figure 5.11 shows the block diagram of the MuTRiG
chip. The time stamps are received by the event generator modules at each channel to generate
hit event data with time of arrival and time-over-threshold information. The channels are grouped
into 4 groups and the hit event data from every 8 channels are stored in the L1 FIFO common for
this group. The hit event data from all 4 group are then buffered in the L2 FIFO. The hit event
data in the L2 FIFO is then transferred out in frames by the frame generator module and the
double data rate serializer module.
There are four different clocks running on the MuTRiG chip:
• the 625MHz PLL reference clock (PLL_CLK) used by the time base module for the time
digitization
• the 625MHz serial data link clock (SER_CLK) for data transmission on the serializer module
• the 125MHz system clock (SYS_CLK) for the all the other modules besides the serializer in
the digital logic circuitry. The system clock is generated from the serial data link clock by a
clock divider on the chip.
• the 20MHz SPI clock (SPI_CLK)for chip configuration and the readout of the channel event
counter.
The digital logic circuit of the MuTRiG is an upgrade version of the STiC digital part [8].
New functionalities have been implemented for the readout of the Mu3e timing detectors. A
customized LVDS transmitter and a double data rate serializer have been implemented to establish
a gigabit serial data link for transferring the hit event data to the DAQ, which would allow for a
much higher maximum event rate than the STiCv3 ASIC. A frame generator has been designed
to provide the functionality of reducing the event length of the transmitted hit events, which
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Figure 5.13: Schematic and timing diagram of the circuit for generating the New_Event signal.
The red pulse indicates the assertion of the New_Event signal.
would further increases the bandwidth of the output data link. In order to monitor the serial
data link quality and detect data transmission error at a gigabit link bit rate, Cyclic Redundancy
Check (CRC) module is implemented to put check values at end of every data frame. The FIFO
with external trigger functionality is also designed and implemented to provide the possibility
of validating the hit event data with an external trigger signal, which can be of great help in
the test beam or detector characterization scenarios. The channel event counter module is also
implemented to facilitate channel calibration and monitoring for large number of channels.
In the following sections, the modules on the digital circuitry will be introduced.
5.5.1 Event Generator
The event generator module is the first digital module in the digital part. It takes the time stamps
from the TDC and generates the hit event data combining a time stamp for the time of arrival in-
formation and a second time stamp for the time over threshold information. The event generator
uses two row of the registers to buffer the two most recent time stamp data from the TDC. Using
the TDC_Data_Ready and Energy_Flag signals from the TDC, the module stores the digital time
stamps from the TDC when the data is stable and issues the reset of the TDC latches.
As the signals from the TDC are asynchronous signals, they need to be synchronized to the
system clock for the further processing in the digital part and assure the data is stable when
latched. The circuit shown in Figure 5.12 is used to generate a single clock cycle synchronous
pulse signal, TDC_New_Hit, from the rising edge of the asynchronous TDC_Data_Ready signal. A
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Figure 5.14: Schematic and timing diagram of the event generation circuit.
(a) The circuit consists of two bands of registers: data register bands controlled by TDC_New_Hit
signal to shift in the time stamps from the TDCmodule; and registers controlled by the New_Event
signal to generate the new hit event data with both time stamps. It also contain an control logic
to prevent the generation of new event data if current hit event data has not been taken by the
following module.
(b) Timing diagram of generating hit event data in the normal mode. One new hit event data
will be generated after storing both time stamps (T&E) with a Energy_Flag pulse.
(c) Timing diagram in the receive all mode. One new hit event data will be generated for every
time stamps from TDC.
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new TDC time stamp data is shifted in upon the assertion of the TDC_New_Hit signal. The active
low TDC_Reset signal is also generated here.
The one clock cycle synchronous New_Event pulse is generated from the Energy_Flag signal
from the TDC, or in the receive all mode, after every time time stamp created from TDC, as shown
in Figure 5.13. Once the New_Event signal is asserted, the two time stamps will be saved into
the event data registers as a new hit event to be sent to the downstream modules.
The event generator can work in two modes, the normal mode and the receive all mode, which
is configured by the Receive_ALL_Mode signal. When the Receive_ALL_Mode signal is low, the
event generator module works in normal mode and a new hit event data can only be gener-
ated once the Energy_Flag is asserted. When the Receive_ALL_Mode signal is high, the event
generates module works in receive all mode. The New_Event pulse can be generated after each
TDC_New_Hit pulse and new hit event data will be created for every new time stamps from the
TDC.
The event generation module also contain a control logic for the hand-shaking with the follow-
ing modules, which will prevent the generation of new event data if current hit event data has
not been taken by the following module.
The circuit to buffer the time stamps and to generate event data is shown in Figure 5.14, as
well as the timing diagram of the event generation in the normal mode and receive all mode. The
timing diagram is drawn assuming hit event data is always read by the following module once
generated.
5.5.2 Arbiter
Following the event generator module, the first level (L1) FIFOs, can only store one hit event
data per clock cycle. The event generator modules in the same group are connected to L1 FIFO
through the channel arbiter which decides the hit event data from which channel will be write
to the FIFO at the next clock cycle. The hit event data which is not written will be kept in the
channel event generator until it is written to the downstream L1 FIFO.
The event data stored in the L1 FIFOs are passed to L2 FIFO over the group arbiter.
5.5.3 FIFO
There are two levels of FIFO on theMuTRiG chip for buffering the hit event data. The two levels
of buffers are used to minimize the dead time of the individual channels by assuring the event is
transferred to the buffer as fast as possible. There are four first level (L1) FIFOs and each of them
connects to 8 channels. The L2 FIFO merges the hit event data from all four L1 FIFOs and passes
the hit event data to the downstream frame generator and serializer for sending the data out of
the chip.
FIFOs are typically consist of storage, write/read pointer and the control logic which manip-
ulates the write/read pointer and generates flag signals. The static random-access memories
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(SRAM) are used as the storage elements for both the L1 FIFOs and L2 FIFO in theMuTRiG chip
to save area and power as large amount of storage of 19968 bits and 12288 bits are required
respectively.
The write/read pointers store the addresses on the SRAM for the next write/read operation.
As the write and read operation are driven by the same clock, no additional measures need to
be taken to synchronize the writing side and the reading side of the FIFO and a simple binary
encoding is used for both write and read address. The control logic increase the address of the
write/read pointer by 1 after each write/read operation. The flag signals, which indicates the
state of the FIFO, are also generated as follows:
FIFO_Full When the write address is smaller than read address by 1. The FIFO is full of data
and no more data can be written into the FIFO.
FIFO_Empty When the read address is equal to the write address. All the data in the FIFO has
been read out.
External Trigger Functionality
Besides the data buffering function, a external trigger functionality is implemented on the L1
FIFOs in order to select and transfer only the data of hit events which are within the matching
time window opened by an external trigger signal. This functionality is very helpful in the test
beam scenarios where the interesting physical events happen in a short time period around trigger
signals. By selecting and transferring only the valid events with the external trigger functionality,
the bandwidth for data acquisition can be saved greatly and the data analysis can also be eased
since the stored data contains less irrelevant events.
In many cases, the trigger signal validating the event will come with some delay with respect to
the arrival time of the particle. In order to have the possibility to validate the hit events happens
earlier than the external trigger signal, all the hit event data has to be buffered in the L1 FIFO
before validation. And since the time stamps, of which the coarse counter are pseudo random bit
pattern generated by LFSR, are not encoded in the binary encoding, it’s not possible to get the
time difference between the hit events and the trigger signal by simple comparison of the time
stamps for the hit events and the trigger event. Instead, the system clock is used to estimate the
time difference between the hit events and the external trigger event.
The working principle of the external trigger functionality is shown in Figure 5.15. As in the
standard FIFO working case, the write and read operation are controlled in two independent
process running in parallel. When the L1 FIFO is waiting for the external trigger signal, the
FIFO_Full flag is set to ’0’ and the FIFO_Empty flag is set to ’1’. In this state, the new hit event
data is always written to the FIFO and no hit event data will be read from the FIFO and passed to
downstream modules. The oldest data on the FIFO can be overwritten if the number of incoming
hit events exceed the empty volume of the FIFO. Every 10 system clock cycle, the address of the
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Figure 5.15: Implementation of the external trigger functionality on L1 FIFO.
(a) Thewrite process of the FIFOwhenwaiting for external trigger signal. The data are constantly
written to the FIFO, and the oldest hit event data will be over-written if the FIFO is fully filled
with data. The address of the write pointer is recorded to a address table every 10 clock cycles.
(b) When a external trigger signal arrives, the starting and ending address of the validated hit
event data are looked up from the address table.
(c) The read precess of the FIFO. The hit event data within the valid region is read out.
write pointer is recorded in an address lookup table (Figure 5.15a). When an external trigger
signal arrives, the valid hit events within the defined matching window are selected by looking
up the starting address and the ending address of the valid data region (Figure 5.15b). The write
pointer is then moved to the starting address of the valid data region. The selected hit event data
within the valid data region can then be read out by the downstream module (Figure 5.15c). In
the reading state, the FIFO_Full and FIFO_Empty flags are generated as standard FIFO such that
the valid data will not be overwritten by the new data.
On theMuTRiG chip, the external trigger matching window can be adjusted in a step of 80 ns,
10 times of the system clock period. The maximum offset of the matching window can be set up
to 1.28 μs before the external trigger and the the matching window can be configured to a width
up to 2.48 μs, which is limited by the size of the address lookup table.
5.5.4 Frame generator
The hit event data of MuTRiG is transferred to the DAQ via a serial data link. Bitstrings are trans-
mitted and a customized protocol is implemented for the communication between the MuTRiG
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Figure 5.16: Block diagram of the frame generator unit.
chip and the DAQ system. The frame generator module collects the event data and generates
the bitstrings, the data frames, in the formats defined by the protocol. In order to achieve higher
output event rate for the Mu3e fibre detector at the same serial data link speed, the hit event data
length can be reduced by discarding the energy time stamp information during the process when
the frame generator module packs the hit event data into frames. This will reduce the length of
single event from 48bit to 27 bit.
The frame generator provides 8-bit bytes to the 8b/10b encoding module for achieving DC-
balance and bounded disparity required by the LVDS serial data link, as well as for allowing clock
recovery at the receiver side. The encoded 10-bit data from the 8b/10b encoding module is send
to the downstream serializer module.
A block diagram of the frame generator block diagram is shown in Figure 5.16. The main body
of the frame generator module is a Finite State Machine (FSM) which starts a data transmission
at a fixed time intervals. The inputs of the FSM is as follows:
COMMA The control symbols of 8b/10b encoding, for data link synchronization or iden-
tification of the beginning and ending of the frame.
Frame Counter A 16-bit running counter for each frame, for merging data from different detec-
tors by frame ID.
Frame Flag Flag bits indicates event data configuration and the running state of the chip.
Frame Length Number of the events in current frame.
Event Data The Event data can be either 48-bit PRBS data patterns for testing or the hit
event data stored in L2 FIFO.
CRC The 16-bit Cyclic Redundancy Check value calculated for frame counter, frame
flags, frame length and event data for transmission error detection.
As shown in Table 5.1, the data frame consists of four parts: header, payload, trailer and idle
words. The header part is comprised of the header identifier, frame counter value, frame flags and
the frame length. The header ID is a control symbol of 8b/10b encoding, k28.0, used to indicate
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Table 5.1: Format of the data frame.
Field
Header Payload Trailer Idel
Header
ID
Frame
ID
Frame
Flag
Frame
Length
Hit Events CRC Trailer
ID
Filler
Data K28.0 Frame
Counter
Value
Flag Bits Event
Count
Event Data CRC
check
value
K28.4 K28.5
Length
[bit]
8 16 6 10 0-12240
or
0-7144
16 8 -
Table 5.2: The definition of the frame flags.
Bit Field Definition
[5] Generate Idle Signals
[4] Short Hit Event Length Configuration
[3] PRBS Debug mode
[2] Sending 1 PRBS Pattern Per Frame
[1] L2 FIFO Full
[0] -
the beginning of the frame. The frame counter is a running counter value for each frame, used
in the DAQ or analysis stage to merge data from different detectors by the frame counter value.
The frame flags contains the flag bits to indicate the event structure and the chip status. The
definition of the frame flag bits is shown in Table 5.2. The frame length part tells how many
event are put into current frame. Depending on the configuration, the payload part is filled with
either PRBS debugging bit sequences or all the hit event data stored in the L2 FIFO when the
frame is started. The length of the payload part varies depending on the number of the hit events
in the L2 FIFO. If there is no hit event to be transmitted, then the payload part will be omitted.
The maximum length is 12240 and 7144 bits (1530 and 893 bytes) for the standard and short
event length configurations respectively. The trailer part contains the Cyclic Redundancy Check
(CRC) value and a trailer ID. The CRC value are the calculated check value for the bits starting
from the frame counter part until the end of payload. The trailer ID is k28.4 control symbol of
8b/10b encoding, indicating the end of a frame. Between the end of a frame and the beginning of
the next frame, the bitstrings is filled with the k28.5 control symbol of 8b/10b encoding, which
can be used to recover the source-synchronous clock for the receiving module in the FPGA.
The hit event data structure in the standard event configuration is shown in Table 5.3. In
this configuration, each hit event data contains the channel number information and two time
stamps, one for time of arrival information and the other one for extract the energy information.
The hit event data is 48 bits (6 bytes) long and the frame generator will put the data byte byte
for 8b/10b encoding and for generating the frame to be sent out. The highest bits are always put
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Table 5.3: Hit event structure in the standard event configuration (6 bytes).
Bit Field Definition
[47:43] Channel Number
[42] T - BadHit
[41:27] T - Coarse Counter
[26:22] T - Fine Counter
[21] E - BadHit
[20:6] E - Coarse Counter
[5:1] E - Fine Counter
[0] E - Flag
Table 5.4: Hit event data structure in the short event configuration (3.5 bytes).
Bit Field Definition
[27:23] Channel Number
[22] BadHit
[21:7] Coarse Counter
[6:2] Fine Counter
[1] Energy_Flag
[0] 0
on the frame first.
As shown in Table 5.4, the hit event data is 27 bits long and contains only one time stamps
for the time of arrival information for the short event configuration. Instead of the full energy
information, a single bit Energy_Flag is used to indicate if the event had an energy sufficiently
high to trigger the energy discriminator. A ’0’ is padded at end of the hit event data to become a
3.5 bytes long word. The frame generator packs the short hit event data to the frame by putting
the highest byte into the frame first. The last 4 bits of the odd number of hit event data are packed
with the first 4 bits of the next hit event to form a byte and then put into the frame. In case of an
odd number of events in one frame, the last nibble is padded with zeros before transmission.
Cyclic Redundancy Check
Cyclic Redundancy Check (CRC) is commonly used for error detection in digital data communi-
cation and storage. The basic idea of the error detection is to calculate a short checksum value,
which is calculated from the message, and to append the check value to the message. At the
receiving side, the same calculation is applied to check if the calculated result of the received
message is the same as the appended check value. With CRC, the check value is calculated by the
polynomial division in modulo 2 arithmetic. Consider a message 푀(푥) (e.g. a message of "1101"
can be represented by 푀(푥) = 1 · 푥3 +1 · 푥2 +0 · 푥1 +1 · 푥0) and a degree-n generator polynomial
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퐺(푥), the check value is calculated by
푀(푥) · 푥푛 = 푄(푥) · 퐺(푥) + 푅(푥) (5.18)
푅(푥) = 푀(푥) · 푥푛 mod 퐺(푥) (5.19)
The check value is appended to the message and sent out together with the message. Since
the results of addition is equivalent to the results of subtraction in the modulo 2 arithmetic, the
combined message called codeword which will be sent out is equivalent to 푀(푥) · 푥푛 − 푅(푥). The
receiver either apply the same calculation to the message 푀(푥) and check if the calculation result
is the same as check value 푅(푥), or apply the same calculation to the whole received codeword
푀(푥) · 푥푛 − 푅(푥) and check if the calculation result is 0:
(푀(푥) · 푥푛 − 푅(푋)) mod 퐺(푥) = (푄(푥) · 퐺(푥)) mod 퐺(푥) = 0 (5.20)
The error detection strength of a CRC depends on the generator polynomial 퐺(푥). ForMuTRiG
chip, the CRC-16-ANSI (퐺(푥) = 푥16 + 푥15 + 푥2 + 1) polynomial is selected in order to detect the
following errors [74, 75]:
• All single bit errors.
• All errors with odd number of bits.
• All two bit errors separated by a distance less than 215 − 1 = 32767, which is larger than
the maximum MuTRiG frame length of 12400 bits.
• All burst errors of length less than 16.
• Most of the burst errors of length larger than 16. The asserted probability of failure error
detection is 2−16.
The CRC calculation is realized with linear-shift feedback register (LSFR) in hardware. Fig-
ure 5.17 shows the hardware implementation of bit-wise CRC-16-ANSI with LSFR which, take
in signle new bit for calculation at each clock cycle. The registers store the interesting bits for
subtraction in the polynomial division and the subtraction operation is realized by the XOR-gates.
Two different operation are performed according to the MSB output of the LSFR:
MSB.Q = ’0’ The XOR-gate outputs are the same as the outputs of connected registers. At the
next clock tick, a shift operation is performed to shift in a new bit of the message
data to the interesting bit group. This is equivalent to the operation of bringing
down a new term from dividend for the subtraction in the polynomial long division
if the highest substation term is 0.
MSB.Q = ’1’ The XOR-gate outputs are the inverse of the outputs of the connected registers,
equivalent to the subtraction to 1 operation results on the corresponding bit.
Thus at the next clock tick, a subtraction operation with the generator polyno-
mial 퐺(푥) = 푥16 + 푥15 + 푥2 + 1 together with a shift operation are performed.
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Figure 5.17: Hardware implementation of a single bit CRC-16-ANSI calculation circuit with a
linear-shift feedback register.
Based on the hardware implementation of CRC calculation mentioned above, a few modifica-
tion has been applied to cover more corner cases and more convenient integration to theMuTRiG
chip:
• All the shift registers are initialized to ’1’ to detect the error of different numbers of leading
zeros.
The unmodified CRC calculator does not distinguish the message with different numbers of
leading zeros simply for the reason that different numbers of leading zeros doesn’t change
the value of message 푀(푥). The operation of the initializing all the shift registers to ’1’ is
equivalent to inverting the highest 푛 bits of 푀(푥). The CRC calculation becomes:
푅′(푥) = (푀(푥) +
푚−1∑
푖=푚−푛
푥 푖) · 푥푛 mod 퐺(푥)
= 푀(푥) · 푥푛 mod 퐺(푥) +
푚+푛−1∑
푖=푚
푥 푖 mod 퐺(푥)
= 푀(푥) · 푥푛 − 푄(푥) · 퐺(푥) +
푚+푛−1∑
푖=푚
푥 푖 mod 퐺(푥) (5.21)
where 푚 is the length of the message 푀(푥) in bits. This modification makes 푅′(푥) as a
function of the length of the message and thus enables the calculator to distinguish the
messages with different number of the leading zeros.
As long as the receiver side uses the same initial value for calculation, the codeword 푀(푥) ·
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푥푛 − 푅′(푥) will result in 0 if there is no error during transmission:
(푀(푥) · 푥푛 − 푅′(푥) +
푚+푛−1∑
푖=푚
푥 푖) · 푥푛 mod 퐺(푥)
= 푄(푥) · 퐺(푥) · 푥푛 mod 퐺(푥)
= 0 (5.22)
• The CRC calculation results are inverted before appended to the message to detect the error
of appending trailing zeros after the CRC check value.
The unmodified CRC calculator doesn’t detect trailing zeros after the CRC check value be-
cause the codeword with trailing zeros is still a multiple of 퐺(푥):
(푀(푥) · 푥푛 − 푅(푥)) mod 퐺(푥) = 0 (5.23)
(푀(푥) · 푥푛 − 푅(푥)) · 푥푘 mod 퐺(푥) = 0 (5.24)
where 푘 is the number of the trailing zeros of the error codeword.
By inverting the CRC check value, the codeword sent to the receiver becomes 푀(푥) · 푥푛 −
푅(푥) +
푛−1∑
푖=0
푥 푖. At the receiver side, the CRC calculation result of the codeword is no longer
0, but a fixed "magic number":
퐶(푥) = (푀(푥) · 푥푛 − 푅(푥) +
푛−1∑
푖=0
푥 푖) · 푥푛 mod 퐺(푥)
=
2푛−1∑
푖=푛
푥 푖 mod 퐺(푥) (5.25)
The trailing zeros after the CRC check value will be detected by giving a different calculation
result at the receiver side:
퐶 ′(푥) = (푀(푥) · 푥푛 − 푅(푥) +
푛−1∑
푖=0
푥 푖) · 푥푚 · 푥푛 mod 퐺(푥)
=
2푛+푚−1∑
푖=푛+푚
푥 푖 mod 퐺(푥)
, 퐶(푥) (5.26)
The magic number of the implemented CRC-16-ANSI is 0x7FF2.
• Byte-wise parallel operation.
The hardware implementation of Figure 5.17 operates in bit-wise. It needs 8 clock cycles
to produce the calculation results for each byte sent from frame generate FSM to 8b/10b
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Figure 5.18: A example of DC unbalanced data over the AC-couples LVDS link. The red arrows
indicate the current due to the flow of charge stored on the right conductor plan of capacitances
퐶 after the signal transition. Essentially the voltages of the these two node will result in the same
potential as 푉퐵퐼퐴푆. The effect is exaggerated by using a small 푅퐶 time constant.
encoder. A byte-wise parallelism is implemented by folding 8 times bit-wise CRC calculation
and calculating the overall coefficients for each bit of the CRC registers. In this way, the byte-
wise hardware implementation will generate a CRC results for 8 bits in one clock cycle and
the calculation result is the same as bit-wise CRC calculator after 8 bits are shifted in [76].
8b/10b encoder
The term DC-balance describes the difference between the number of ’0’ and ’1’ in a set of
consecutively transmitted bits. A DC-balanced datastream has equal number of ’0’ and ’1’ for a
certain number of consecutive bit in the datastream. DC-balance is important for the AC-coupled
LVDS links, which allows common mode level shifts between receiver and transmitter and has
advantages on the performance and compatibility over the DC-coupled LVDS links. Figure 5.18
shows an example of a DC unbalance data transfered over a AC-coupled LVDS link. Due to the
existence of the blocking capacitances 퐶, the voltages at the input notes of the LVDS receiver
(RX) will only change if there is a transition on the LVDS transmitter (TX) output signal, which
originally from a ’0’ - ’1’ or ’1’ - ’0’ transition on the transferred data. After the transition,
the voltages at the input terminals of the LVDS RX will decay towards a same value (푉퐵퐼퐴푆) with a
time constant defined predominately by the termination resistor 푅푡 and the blocking capacitance
퐶, reducing the noise margin of the RX inputs. For a long unbalanced data, the noise margin
could get too small, causing the receiver cell to generate wrong outputs.
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8b/10b encoding maps 8-bit words to 10-bit symbols to achieving DC-balance and bounded
disparity. With the 8b/10b encoding, the number of ’0’ and ’1’ are difference no more than two
in a string of data longer than 20 bits, and there are no more than five ’0’ or ’1’ in a row. The
8b/10b encoding used in the MuTRiG chip is using the IBM implementation described in [77,
78].
5.5.5 Serial Data Link
The 8b/10b encoded data is transfer out of the MuTRiG chip over a LVDS serial data link. On
the MuTRiG chip side, a double data rate (DDR) serializer and a custom LVDS transmitter are
implemented in order to achieve giga-bit link rate and to send out data for high input event rate
cases.
Double Data Rate Serializer
As show in Figure 5.19, the serializer is implemented by two rows of shift registers which are
shifting the odd and even bits of the encoded 10-bit data respectively. The odd and even bits of
the 10-bit data are loaded into the shift registers every 5 clock cycles with the strobe BYTE_RD
signal. The two rows of shift registers are then shifting out the data in a LSB first manner. The
outputs of the odd and even bits shift registers are latched by two registers at rising and falling
edges of the clock signal respectively. The output of the serializer is switched from the outputs of
these two registers using a 2-to-1 multiplexer controlled by the voltage level of the clock signal.
Thus the data is transferred on both the rising and falling edge of the clock signal. Since the even
bits are always latched half clock cycles before its closest odd bits, thus the bits are in correct
order at the output of the multiplexer, as shown in the timing diagram of Figure 5.19.
The worst timing path of this unit is from the output of the shift register SR_F0, which is shifting
data at the rising edges of the clock SER_CLK, to the input of register REG_F which is triggered by
the falling edges of the clock SER_CLK. The setup time constraint of the register REG_F should be
fulfilled within half a clock period of the 625MHz SER_CLK. For the other registers, one whole
clock period of SER_CLK is available to fulfill their setup time constraints.
LVDS transmitter
The output data of the serializer is connected to an customized LVDS transmitter in order to drive
the data over the large load of the pad of the chip, chip-board connection and the signal traces
on the PCB to the receiver.
The schematic of the LVDS transmitter is shown in Figure 5.20. It consists of an LVDS driver to
provide enough driving strength to drive the signal out, a pre-driver to convert the single-ended
input signal to the input of the LVDS driver inputs with correct phase and common-mode feedback
path to keep the common-mode voltage of the output signal to a desired value.
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Figure 5.19: Schematics and timing diagram of the MuTRiG double data rate serializer.
The working principle of the LVDS driver is shown in the Figure 5.22. It’s a Bridge-Switched
Current Source LVDS driver architecture [79] which switches the current from the current sources
with four switches. The switches are operated between two states:
• For driving logic ’1’, switch 푆1 and 푆4 are on. The current follows from top to bottom over
the termination resister 푅푇 , generating positive voltage across resister 푉푂푈푇 = 퐼 × 푅푇 .
• For driving logic ’0’, switch 푆2 and 푆3 are on. The current follows from bottom to top over
the termination resister 푅푇 , generating negative voltage across resister 푉푂푈푇 = −퐼 × 푅푇 .
The circuit implementation of the LVDS driver and the Common-Mode Feedback (CMFB) is
shown in Figure 5.22. The switches are implemented with transistors 푀1 - 푀4. 푀1 and 푀2
are PMOS transistors and will be turned on when the gate voltage is at low potential. 푀3 and
푀4 are NMOS transistors and will be turned on when the gate voltage is at high potential. By
the swing of 푉퐼푁 , the transistors 푀1 - 푀4 will act as switches between the two states mentioned
71
5 MuTRiG Chip Design
G
Pre-Driver
LVDS-Driver
CMFB
Termination
at far end
V_ref
SER_DATA
Figure 5.20: Diagram of the LVDS transmitter.
VOUT
+
-
IN
OUT = '0'
VOUT
+
-
IN
OUT = '1'
S1 S2
S3 S4
S1 S2
S3 S4
RT RT
Figure 5.21: Working principle of the LVDS driver.
above. 푀1 - 푀4 typically are large transistors and have large푊/퐿 ratio to be able to deliver the
current flowing through the driver. Taking into account the low 1.8 V VCC power voltage, a large
푊/퐿 ratio also helps to reduce the voltage overhead of 푀1 - 푀4 during switched-on state.
Transistor 푀푃 and 푀푁 act as current sources shown in Figure 5.21. The gate voltage of the 푀푁
are generated by a static stable bias generation circuit to generate a constant current of 4.5mA for
the LVDS driver. The current generated by the 푀푁 and 푀푃 can not perfectly be matched if both
transistors were biased with a statically generated gate voltage. This would cause uncontrolled
shifts of the output common mode voltage of the driver, potentially causing the driver to not
function as intended. Instead, the gate voltage of the PMOS current source 푀푃 is generated
with an common mode feedback circuit. The common-mode voltage of the LVDS output signals
(푉퐶푀) is sensed by the a resister divider consisting of two 5 kΩ resistors. 푉퐶푀 is then compared
with reference voltage of desired potential (푉푅퐸퐹) with a differential amplifier. The output of the
amplifier regulates the bias for 푀푃 such that 푉퐶푀 is the same as 푉푅퐸퐹 .
Figure 5.23 shows the schematic of the pre-driver stage. It is the interface between the on-chip
digital circuit and the LVDS drivers. On one hand, the pre-driver converts the signal-ended CMOS
signals to differential signals to the LVDS driver switches. On the other hand, it also ramps up
the driving strength to keep a short signal transition time on the large load of the LVDS switch
transistors. The pre-driver consists of a CMOS-to-differential converter stage, a control logic stage
and a buffer stage. In the CMOS-to-differential stage, the single-ended CMOS signal is split into
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Figure 5.22: Schematics of the LVDS driver and the Common-Mode Feedback circuit.
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Figure 5.23: Schematics of the pre-driver block.
a inverter path and a transmission gate path to generate the differential signal. The delay of
the inverter and the transmission gate need to be tuned individually such that the positive and
negative signal of the output differential signal are in 180° phase different. This is one of the most
different part of the LVDS transmitter cell, since different process corners yeild different delays
in the gate driver cells, which needs to be compensated by custom CMOS cells. The control logic
is designed implemented with NOR-gate and NAND-gate in order to switch off all the switches
on the LVDS driver and cut off the LVDS driver current when the transmitter cell supposed to be
disabled. Since the output of the LVDS driver is floating in the disable state, this control circuit
provides the possibility of sharing outputs from multiple LVDS drivers if only one of them will
be enable at the same time. In the buffer stage, a chain of the inverters with increasing 푊/퐿
ratio (transistor width to length ratio) is used for every branch, in order to ramp up the driving
strength and to drive the large gate capacitance on the LVDS switch transistors.
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Figure 5.24: Distributed load model of the LVDS driver.
Table 5.5: LVDS driver load model parameter values.
Parameter Value
퐶푃 3 pF
퐶퐿 3 pF
퐿퐵 5nH
푅푇 100Ω
The bandwidth of the LVDS transmitter circuit, which determines the rising and falling time
of the output signal as well as the maximum bit rate that can be driven by the driver, is highly
affected by the load of the LVDS driver. As shown in Figure 5.24, a distributed line model is
used to simulate the load of the LVDS driver, where 퐶푃 is the parasitic capacitance of the pad on
the chip, 퐿퐵 the inductance of the bond wire, 퐶퐿 the load capacitance on the PCB and 푅푇 the
termination resistor at the receiver end.
A transfer function can be derived with this distributed line model as:
푉푇 (푠)
푉퐼푁(푠) = 퐺(푠) · 퐻퐿푖푛푒_푀표푑푒푙(푠)
= 퐺(푠) · 푅푇
푠3퐶푃퐶퐿퐿퐵푅푇 + 푠2퐶푃퐿퐵 + 푠(퐶퐿 + 퐶푃)푅푇 + 1 (5.27)
Where 퐺(푠) is the transconductance of the LVDS driver.
The line model term of the transfer function Equation 5.27 has three poles, and two belong
to a pair of complex conjugates. The normalized frequency response of the LVDS 퐺(푠) with 푅푇
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Figure 5.25: Frequency responses of the line load model and the LVDS transmitter with the load.
termination, the load line model 퐻퐿푖푛푒_푀표푑푒푙(푠) and the whole circuit 푉푇 (푠)/푉퐼푁(푠) from SPICE
simulation is shown in Figure 5.25. The linemodel parameter value used in the simulation is listed
in Table 5.5. 퐺(푠) drops at high frequency region due to the gate-drain capacitance of the large
switch transistors. This puts additional concern for optimizing the sizes of the switch transistors.
For the frequency response of the load, a peaking is clearly visible due to the conjugated poles of
its transfer function. This peaking also appears on 푉푇 (푠)/푉퐼푁(푠) gain, which will help to improve
its frequency response at peaking frequency region. The overall 3 dB bandwidth of the LVDS
driver with this line model is at around ∼2GHz.
A simulated LVDS signal waveform on the termination resistor 푅푇 for driving 625MHz clock
signal is shown in Figure 5.26. The overshoots visible on the waveform arises from the peaking
on the frequency response of the LVDS transmitter, helping to improve the signal rise time and
allow for high bit rate used in data link The rise time is ∼260 ps from this simulation result. The
signal swing amplitude of LVDS output waveform is around ±350mV.
To allow an adjustment of the driving strength, an additional current DAC is connected in
parallel to the bias generation circuit such that the 푀푁 and 푀푃 can be biased to provide higher
current and to increase the amplitude of the LVDS output signals. The bias current for the LVDS
driver can be as high as 9mA in total.
The layout of the LVDS transmitter with the biasing and DAC blocks is shown in Figure 5.27.
The whole LVDS transmitter, including pre-driver, LVDS driver, CMFB and DACs, is packed into
an area of 135 μm × 145 μm surrounded by bulk connections to reduce the disturbance for the
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Figure 5.26: LVDS output waveform of 625MHz clock signal from post-layout simulation.
Bias and DACs
Pre-Driver
LVDS-Driver
CMFB
Bonding Pads
Figure 5.27: Layout of the LVDS transmitter.
other part of the chip. LVDS transmitter is also integrated with the bonding pads as an I/O cell
which will be placed at the periphery of the chips.
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5.5.6 Channel Event Counter
In order to monitor the event rate of each channel, channel event counter functionality has been
implemented in the MuTRiG chip. A 12-bit binary counter for each channel is incremented for
each new event recorded by the event generator module. The channel event counter values are
read out using a separate SPI interface. At each read operation, the counter values are buffered
by a row of registers and then transmitted. The counters are reset in the same time. Then the
stored counter values is the number of new events between two read operations and the event
rate of each channel can be calculated by the channel event counter values and the time interval
between two read operation, which is controlled by the DAQ system. For a reading frequency of
1MHz from the DAQ, the channel event counters are able to monitor the input event rate up to
4.095GHz for each channel.
5.5.7 Chip Configuration and Chip Reset
An SPI interface is used to access the configuration in the ASIC. SPI operates in master-slave ar-
chitecture with single master device (DAQ/control system) and single or multiple slave devices
(chips) selected by the CHIP_SELECT (CS) signals. The SPI slave module in the chip is imple-
mented with a chain of shift registers which shift in chip configuration data from an input port
of the chip. The output of the last shift register is send off chip for shifting out the shift register
value back to the master device. At the end of the chip configuration data transmission, the shift
register value is latched to a row of D-latches which store the active configuration for the analog
front-end, TDC and the digital logic modules.
There are two reset inputs on the MuTRiG chip. A channel reset input signal resets only the
coarse counters in the TimeBase unit of TDC. It can be used for synchronizing different chips for
timing measurement. The other reset input, chip reset, not only resets the coarse counters in the
TDC, but also resets all the finite state machine in the digital part to their valid idle state.
5.6 Physical Design Implementation
The physical design, also called back-end design, include all steps to transport an abstract descrip-
tion of the digital part using a hardware description language as well as the custom analog blocks
into the layout of the full chip which can be sent for production to the semiconductor fabrication
plant for manufacturing.
TheMuTRiG chip is implemented in the UMC 180nm technology on a die area of 5mm × 5mm
in a multi-project wafer (MPW) run, with which it is possible to produce low quantity prototype
ASICs in a low price. The physical design flow of the MuTRiG chip is based on the design flow
used for the Spikey [80] and STiC chips [8]. Chip specific configurations have to be taken care
of to ensure the functionality and the performance of the chip.
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5.6.1 Timing Constraints Specification
As described in section 5.5, there are four clocks running on theMuTRiG chip: PLL_CLK, SER_CLK,
SYS_CLK and SPI_CLK. The SYS_CLK is generated by the SER_CLK and the other three clocks are
coming from input pins. As PLL_CLK only runs on the TDC module for the timing measurements
and it is not on any clock pin of the digital flip-flops on the digital part, thus the signals on this
clock domain are considered as asynchronous signals and no specification is applied to PLL_CLK.
Table 5.6: Clock specification in the MuTRiG chip.
Clock Name Period [ns] Purpose
SER_CLK 1.25
serial data link clock
and for generating SYS_CLK
SPI_CLK 20
SPI clock for chip configuration
and for transferring channel event counter data
The specification for the SER_CLK and the SPI_CLK is listed in Table 5.6. Both SER_CLK and
SPI_CLK are constrained to a higher frequency in order to improve the robustness of the digital
part of the chip against the tough working environments. The SER_CLK is specified to 800MHz
and the SPI_CLK to 50MHz. Other timing constraint specifications include:
• Specify the SPI_CLK as an asynchronous clock to SER_CLK and SYS_CLK.
• Disable the timing constraints for the signal paths from the TDC to the SER_CLK and SYS_CLK
clock domain.
• Disable the timing constraints for the signal paths from the SPI_CLK domain to the analog
front-end.
• Disable the timing constrains for the asynchronous reset signal and external trigger signal
paths to the SER_CLK and SYS_CLK.
5.6.2 Floorplan of the MuTRiG Chip
As a mixed signal ASIC, the analog part, TDC and the digital part should be placed in a way
that the signals can be easily routed, the timing constraints of all the part can be better met and
that the influence of the digital activities on the timing performance of the analog front-end is
minimized.
Figure 5.28 shows the top level floorplan of the MuTRiG chip. The following considerations
have been taken for the floor-planning of the MuTRiG chip:
Power Pads In order to guarantee a stable power supply for the analog front-end channels
and TDC, sufficient number of power pads have been assigned for the power of the analog
front-end channels and TDC.
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Figure 5.28: Floorplan of the MuTRiG Chip.
In total 11 pairs of power pads have been used for the analog power supply of the analog
channels. The power pads are distributed along the top, left and bottom edges of the chip to
ensure a homogeneous power distribution between channels. This also helps to reduce the
noise on the power net in the way that the disturbance on the power net due to the activities
of a certain channel can find a short path to go to the power pad without introducing noise
to the power nets of other channels.
9 pairs of power pads are distributed for the power of the TDC channels on the top and
bottom edge of the chip. The digital cells in the analog channels, like the discriminators
and the hit log unit, are also connected to the same power nets as TDC.
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Power Cut Power cuts are applied to divide the power ring into regions for the analog channels,
TDC and the digital part. The power domain for the analog front-end, TDC and the digital
part are physically separated on theMuTRiG chip to reduce the interference between parts,
especially to avoid the direct coupling of the noise from the TDC activities and digital part
activities into the analog channels.
High Frequency Clock Domain The serializer and the clock divider in the digital part, which
work in the high frequency SER_CLK domain, are placed close to the LVDS receiver and
transmitter cell, far from the analog channels to minimize the their coupling and influence
to the analog part. The SER_CLK input pad and SER_DATA output pads are also placed to
the same corner.
Event Generator The event generator modules has been placed to the left edge of the digital
part and each of them are align with its corresponding TDC channel to ensure that each
channel has the same connection between the TDC and digital part.
5.6.3 Timing Closure
In every optimization steps of the design flow, the design is verified if the timing constraints are
met by RC-extraction, delay calculation and static timing analysis (STA) [80]. The generated
timing reports in different optimization steps are monitored to determine if the design can meet
the timing specification or not. For the paths which can not meet the timing constraints with all
the optimization steps, digital part modifications, such as pipelining the path to reduce the depth
of digital gates that data needs to propagate in one clock cycle, have been applied to the design
without changing its functionality.
At the sign off stage of the design flow, a detailed timing analysis1 with the final gate-level
netlist and RC-extraction data is performed at different process corners and no timing constraints
violation is found for the final design. Table 5.7 lists the worse setup time slack value for SER_CLK
and SYS_CLK from the sign off stage STA. The expected maximum SER_CLK are calculated by sub-
tracting the worst setup time slacks from the corresponding clock periods. As there is not negative
slack for both clocks, SER_CLK frequency of the chip can be higher than the specified target value
and the expected maximum SER_CLK frequency is 877MHz, 1053MHz and 1149MHz respec-
tively for the worst, typical and best case process corners.
SDF2 files are also generated for different process corners with the interconnection delay and
cell delay information. The SDF files are then used to perform back-annotated simulation with
the gate-level netlist from the final design to check if the behavior of the final netlist matches the
design behavior at different process corners.
1with Synopsys PrimeTime software
2Standard Delay Format
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Table 5.7: Worst setup time slack value for SER_CLK and SYS_CLK in different process corners.
푆푙푎푐푘푠푒푟_푐푙푘 [ns] 푆푙푎푐푘푠푦푠_푐푙푘 [ns] Max. SER_CLK frequency [MHz]
Worst Corner 0.11 1.07 877
Typical Corner 0.30 1.66 1053
Best Corner 0.38 1.92 1149
Figure 5.29: Layout of the MuTRiG Chip.
5.6.4 Physical Verification
Figure 5.29 shows the final layout of the MuTRIG chip. Before submitting the layout data file1
for manufacturing, the layout of the chip has passed several physical verifications to make sure
1The layout file is in GDSII format, which an industrial standard format for integrated circuit layout data exchange.
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the correctness of the layout, including:
DRC The design rule check (DRC) verifies the geometry of the layout fulfill the design rules of
the fabrication process, such as minimal metal width, minimal spacing between metals etc.
LVS The layout versus schematic (LVS) checks if the implemented layout matches the schematic
view of the chip. The SPICE netlist is extracted from the layout and then compared with the
source schematic netlist.
Antenna The antenna check search for large metal structures which are connected to the gate
of the transistors but not electrically connected to the silicon substrate. During the semiconductor
manufacturing process, permanent physical damage can occur for these metal structures to the
transistors due to the rapid discharging of the accumulated charge on the metal through the thin
gate oxide.
ERC The electrical rule check looks for the dangerous electrical connection in the layout, such
as wrong or floating connection for the transistor well or substrate which should be connected to
power or ground for the functioning of the transistors.
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Chapter 6
Characterization Measurement Results
A MuTRiG prototype chip was fabricated in the UMC 180nm CMOS technology and arrived in
early 2017. In order to verify the performance and the functionality of the MuTRiG chip, the
MuTRiG prototype chip have been characterized in the lab since then. This chapter presents the
characterization measurement results of the MuTRiG prototype chip. The MuTRiG characteri-
zation setup is described in the first section. The timing performance measurement results of the
analog front-end and the full signal/data processing chain which includes analog front-end, TDC
and the digital logic circuity are shown in the second section. Then follow the digital functionality
validation results and serial data link characterization results.
The MuTRiG has also been test with the Mu3e Tile detector module at DESY test beam to
evaluate the performance of the ASIC with realistic inputs and under physical condition. The
results from the DESY test beam will be shown in the last section.
6.1 MuTRiG Characterization Setup
A set of Printed Circuit Boards (PCBs), consisting of a mother board and a daughter board, has
been designed for theMuTRiG chip characterization. TheMuTRiGmother board, daughter board
as well as the field programmable gate array (FPGA) board is shown in Figure 6.1a.
The MuTRiG chip is wired bonded on the daughter board. As shown in Figure 6.1b, a cavity
design has been implemented on the daughter board to overcome the bonding difficulty due to
the dense bonding wires for the differential inputs of the MuTRiG channels, as well as to reduce
the length of the bonding wires for channel input and power nets for reducing the inductance on
the bonding wires and for better performance. As shown in Figure 6.2, a charge injection test
input circuit is implemented parallelling to the SiPM detector input circuit. The test input circuit
can be detached from the input of the chip by removing the 0Ω resistors on the board in order
to reduce the parasitic capacitance on the chip input nets.
The MuTRiG mother board provides a controlled working environment for MuTRiG charac-
terization. Stable 3.3 V and 1.8 V power nets required by the MuTRiG chip is generated on the
mother board with commercial DC-to-DC converters and Low-dropout regulators (LDOs). The
625MHz PLL reference clock and 625MHz serial data link clock for the MuTRiG chip is also
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Figure 6.1: The MuTRiG characterization setup.
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Figure 6.2: The input circuit on theMuTRiG test board. The grey 0Ω resistors can be remove to
detach the test pulse circuit from the MuTRiG input.
generated on the mother board with a high performance low jitter clock multiplier chip - Silcon
lab Si5344d [81]. The mother board also allows the communication between the MuTRiG chip
and the FPGA used in the DAQ system. Interfaces to two different DAQ system are provided
on the MuTRiG mother board. One is based on Xilinx spartan-6 FPGA [82], which allows agile
modification and debugging for single chip characterization. The other one is a bulkier but more
scalable system based on Altera Stratix IV FPGA [83], which can be used in the Mu3e timing
detector system integration, commissioning and later in the Mu3e experiment. It’s possible to
switch from one DAQ to the other by changing a few 0Ω resistors on the mother board. The
daughter board and the mother board are connected with high speed connectors 1.
The characterization measurements of single chip are carried out with the DAQ system based
on Xilinx Spartan-6 FGPA. The overview of the DAQ system, including the hardware part and
software part, is shown in Figure 6.3. The Xilinx Spartan-6 FPGA is sitting on a general purpose
FPGA board called Flyspi board, which is developed in Kirchhoff-Institute for Physics at Heidel-
berg University and is also used in [84]. The FPGA sends the configuration data to the MuTRiG
chip and to the Si5344 clock chip with SPI and I2C interfaces respectively. The serial data from
the MuTRiG chip is de-serialized on the FPGA. The FPGA communicates with the PC through
USB ports with a Cypress FX2LP USB2.0 micro-controller [85]. The power of the Flyspi board is
provided from theMuTRiGmother board to make sure that the FPGA on the board gets sufficient
and stable power supply.
On the software side, the data from/to the USB port is prepared with a libusb wrapper. The
chip configuration data and theMuTRiG event data are processed in different way. The chip con-
figuration bit pattern can be generated from a configuration file through Command Line Interface
(CLI) or from a Graphic User Interface (GUI) with which we can easily change the configuration
value for each chip configuration parameter. The chip configuration bit pattern is then transfered
to the main DAQ software over message queue interface and later sent to the USB port to be send
to FPGA. The configuration data read back from the chip is sent to the CLI or GUI for validation
through message queue interface. While for the MuTRiG event data, it firstly decoded from the
1Samtec QTH/QSH series
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Figure 6.3: Overview of the MuTRiG characterization DAQ system.
USB chuck data to generate MuTRiG events. The decoded event fills the histograms for event
monitoring and also write to a ROOT file to be saved in the hard disk. The different type of the
data can be distinguished with a defined header field in the USB data.
Figure 6.4 is a detailed diagram of the DAQ firmware on the FPGA. The main part of the DAQ
firmware is a finite state machine (FSM) controlling differential logic units for different tasks,
which can be put into the following three categories:
1. Read the USB data sent from PC and prepare the data to be sent to PC.
2. Control and configure the components on the MuTRiG boards, such as MuTRiG chip and
the Si5344 chip.
3. De-serialize and decode the serial data from the MuTRiG chip.
The communication between the FPGA and the PC is interfaced by the Cypress FX2LP chip on
the Flyspi board. The Cypress FX2LP chip has an integrated FIFO buffer for the interface with the
FPGA. The FPGA will read this FIFO buffer if there is new data sent from the DAQ software over
USB link and will write the data to this FIFO if there is data to be sent to the DAQ software. The
Cypress FX2LP chip handles the USB traffic with PC, puts the received data to this FIFO buffer
and sends the data in the FIFO to PC.
The DAQ control FSM performs different functionalities depends on the command sent from
the DAQ software. A reset signal of desired length will be generated on the signal line connected
to the MuTRiG chip reset pin if there is a reset command sent from the software. The MuTRiG
configuration bit pattern sent over USB will be put to an SPI master unit and sent to theMuTRiG
chip over the SPI interface. The SPI read-back data will be put to the Cypress FX2LP FIFO to be
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Figure 6.4: Logical Block of the DAQ firmware on FPGA. Related units in theMuTRiG and Si5344
chip is also shown.
sent back to DAQ software. A similar process happens for Si5344 chip configuration, where I2C
master unit and I2C interface are used.
A simplified data path in the MuTRiG chip is also shown in Figure 6.4. Due to high bit rate
of the serial data link, the 8b/10b encoded serial data from MuTRiG has to de-serialized by a
special component on the FPGA, GTP receiver, which supports bit rate up to 3.125 gbps. Once
configured correctly, the GTP receive will de-serialize the serial data stream at given bit rate. The
GTP receiver will also perform clock data recovery (CDR), byte alignment, Loss-of-Sync (LOS)
signal generation and 8b/10b decoding with the circuits in the GTP receiver block. The decoded
8 bit data is fed to downstream frame receiver unit to form 48 bit event words. The unused
bit field are filled with zeros for short event structure. The frame counter value is prefixed to
the event before sending to the downstream units. The event structure is shown in Table 6.1.
The CRC information is checked for each frame in the frame receiver unit. A PRBS checker is
implemented at the downstream of the frame receiver unit. If the MuTRiG data is PRBS debug
data pattern, then the PRBS checker can be active to check if the PRBS pattern is correct, which
is complement of the CRC check in the serial data link quality characterization. As the USB2.0
transmission is not fast enough for MuTRiG data, a pre-scaler unit is implement to store only a
fraction of event data.
Besides the MuTRiG hit event data, the information of each received frame is also stored in
the event storage unit implemented by a big FIFO buffer. The structure of the frame information
data is shown in Table 6.2. The data in the event storage unit will be sent to the DAQ software
when the DAQ control FSM received the command for fetching data.
6.2 Timing Performance Characterization Measurements
In order to characterize the timing performance of the MuTRiG chip, the timing jitter is firstly
measured for the analog front-end and then for full signal/data processing chain the of the
MuTRiG chip. The measurement of the timing jitter as a function of the input rate is also per-
formed.
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Table 6.1: Structure of the hit event sent from MuTRiG FPGA to PC
Bit Standard Hit Event Short Hit Event
[63] 0 0
[62:48] Frame Number Frame Number
[47:43] Channel Number Channel Number
[42] T - BadHit T - BadHit
[41:27] T - Coarse Counter T - Coarse Counter
[26:22] T - Fine Counter T - Find Counter
[21] E - BadHit 0
[20:6] E - Coarse Counter 0
[5:1] E - Fine Counter 0
[0] Energy Flag Energy Flag
Table 6.2: Structure of the frame-info event sent from MuTRiG FPGA to PC
Bit Frame-info Event
[63] 1
[62:48] Frame Number
[47:42] Frame Flag
[41:32] Frame Length
[31:16] RRBS Error Count
[15:1 ] 0
[0] CRC Error
6.2.1 Analog Front-End Jitter Measurements
The analog front-end jitter is measured with charge injection. The setup to per-
form analog front-end jitter measurement is shown in Figure 6.5. The pulses from a
10 giga sample per second (GS/s) arbitrary waveform generator1 is injected into the MuTRiG
chip over a capacitor. A capacitance of 15 pF is chosen to emulate the loading of SiPM senors.
The injected signals taken by the input stage of the chip and is amplified and discriminated with
the fully-differential signal processing circuit in the analog front-end of the MuTRiG chip. The
discriminated timing trigger signal is send out of chip by an on-chip LVDS driver to a 40GS/s
oscilloscope2. The time difference between the marker signal from the arbitrary waveform gen-
erator and the timing trigger from the MuTRiG chip is measured on the oscilloscope. As the
output pulses of the arbitrary waveform generator has very low jitter referring to the marker sig-
nal. Therefore the jitter between the marker signal of the arbitrary waveform generator and the
timing jitter signal from the MuTRiG chip can be measured as the jitter of the MuTRiG analog
front-end.
The MuTRiG analog front-end jitter is evaluated for different input charges. In order to inves-
tigate the influence of on-board digital activities and the on-chip activities, the analog front-end
1Tektronix AWG7102
2Lecroy SDA 813Zi
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Figure 6.5: Front-end jitter measurement setup.
jitter measurement is carried out in different working environments where the following condi-
tion are applied one by one:
1. Only front-end part of the chip is active;
2. FPGA is connected but no clock is generated for the MuTRiG chip;
3. PLL reference clock (PLL_CLK) for TDCs is generated, but the PLL is powered off;
4. The on chip PLL is powered on;
5. The serial data clock (SER_CLK) is generated.
The analog front-end jitter measurement results for all the condition are shown in Figure 6.6.
For each working environment, the MuTRiG analog front-end jitter decreases as the increase of
input charges. This is due to a faster signal slope for a higher input signal amplitude. In a first
order approximation, the jitter for the timing trigger signal 휎푡, which is generated by a leading
edge discriminator, is smaller for faster signal slope:
휎푡 =
휎푣
푘
(6.1)
푘 ∼ 퐴 ∗ 퐴푚푝푠푖푔푛푎푙
푡푟푖푠푒
(6.2)
where 휎푣 and 푘 are the noise level and the slope of the signal at the input of the discriminator,
퐴 is the gain of the amplifier in the channel, 퐴푚푝푠푖푔푛푎푙 is the amplitude and the rise time of the
input signal and 푡푟푖푠푒 is the rise time of the signal.
In the case when only analog front-end is active, the jitter is less than 11 ps for charges larger
than 480 fC, the same charge of 1 photon event from a 3 · 106 gain SiPM device. As more on-
board or on-chip parts are activated, the measured analog front-end jitter degrades. Big changes
on the analog front-end jitter performance are observed for the generation of PLL reference clock
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Figure 6.6: Front-end jitter measurement results.
and the serial data link clock. While the powering on the on-chip PLL have little influence on
the jitter performance of the analog front-end, which indicate that the on-chip activity has little
contribution to the degradation of the analog front-end timing performance and the dominating
factors come on the board. For the cases where all the on-board and on-chip part are working,
the jitter of the analog front-end is below 18ps for charges larger than 480 fC.
6.2.2 Full Chain Jitter Measurements
In order to evaluate the timing performance of the chip when using the full signal and data
processing chain on the chip, MuTRiG full chain jitter is characterized by measuring the period
jitter of the input pulses with front-end, TDC and the digital part of the chip. The test setup
for the full chain jitter measurement is shown in Figure 6.7. As similar to the front-end jitter
measurement setup, the periodic input pulses are injected to a channel of the chip over a 15 pF
capacitor. Instead of monitoring the timing trigger signal in the oscilloscope, the time of arrival
information of each pulses is digitized with on-chip TDC and the hit event data is send to DAQ.
The period of input pulses is calculated by the time difference between two consecutive events
with the time of arrival information of the hit event data. The full chain jitter, which is the timing
measurement resolution for the hit events on that channel, equals to the period jitter divided by√
2:
푡푝푒푟푖표푑 = 푇1 − 푇2
휎푇1,푇2 = 휎푡푝푒푟푖표푑/
√
2
(6.3)
As discussed in section 5.4, the TDC has nonlinearity effect which will result in errors in the
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Figure 6.8: Full chain jitter as a function of input charge.
timing measurement. The bin dithering method described in section 5.4 has been applied in this
analysis.
Figure 6.8 shows the full chain jitter measurement result. TheMuTRiG full chain jitter is lower
than 25 ps for charges larger than 480 fC.
6.2.3 Jitter vs Rate
In order to study the influence of rate related analog and digital activities to the timing perfor-
mance of the chip,MuTRiG full chain jitter is measured with a input charge of 460 fC at different
frequencies. The analog front-end jitter is also measured with the same inputs and the same
channel settings for comparison.
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Figure 6.9: Measurement and simulation results of jitter vs rate relationship.
The full chain jitter and analog front-end jitter measurement results are shown in Figure 6.9.
The full chain jitter stays between 24 ps to 31 ps for the input frequency up to 15MHz. And
the analog front-end jitter stays within 15 ps and 17 ps for the same input frequency range. No
visible correlation between the timing performance of the chip and the input signal frequency is
observed.
The timing measurement error from the TDC contributes to the full chain jitter performance. A
Monte Carlo simulation has been performed to estimated the error of the TDC. The code density
test results from the measurement data are fed into the simulation to emulate the nonlinearity
of the TDC. The ideal hit events are generated with fixed periods and zero jitter. These events
are digitized by the TDC emulator in the simulation to produce data for extracting the timing
measurement error of the TDC. The timing measurement data from simulation is analyzed in
the same way as the measurement data and the same DNL correction method is applied in the
analysis.
The jitter component of the full chain jitter additional to the front-end jitter is calculated by
the following equation for the comparison with the simulated TDC timing measurement error:
휎푎푑푑 =
√
휎2퐹푢푙푙 퐶ℎ푎푖푛 − 휎2퐹푟표푛푡−푒푛푑 (6.4)
The TDC measurement error from simulation and the calculated additional jitter component
between the front-end jitter and the full chain jitter are both plotted on Figure 6.9. These two
sets of data lay on top of each other, indicating that the TDC measurement error is primary part
of the additional jitter contribution to the full chain jitter besides the front-end jitter, which is
∼23 ps.
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6.3 Digital Functionality Validation Measurements
A few new digital functionalities have been implemented on the MuTRiG chip. The validation
results of the external trigger functionality and the functionality of the frame generator will be
shown here. The characterization of the LVDS transmitter cell, the measurement results of the
serial data line quality and the maximum event rate capability will be also presented.
6.3.1 Validation of the External Trigger Functionality
The external trigger functionality allows users to validate the hit events which happen within a
matching time window around a external trigger signal. This functionality is very useful for test
beam cases, where a trigger signal is available and the relevant events happen is close in time
to the trigger signal. With this functionality, The bandwidth of the serial data link can be saved
since the irrelevant noise data will not be sent off chip and occupy the bandwidth of the data
link. The data analysis can also be benefit from this as the saved data are mostly the relevant hit
events and less effort is required to filter the data.
The external trigger functionality is tested with 16MHz input test signal and 250 kHz trigger
signal. Using the time of arrival information of the hit events, the event distribution within a data
frame is plotted in Figure 6.10a for three different configurations:
1. The external trigger functionality is turned off.
2. The external trigger functionality is turned on for matching window size of 15 units (One
units is 10 clock cycle, 80 ns).
3. The external trigger functionality is turned on for matching window size of 31 units.
The first hit event in every frame is aligned as time zero for comparison. The red lines indicate
the moment when the external trigger signals come. As illustrated in Figure 6.10a, the external
trigger functionality works as expected. When the external trigger functionality is tuned off (the
top plot), the frame is filled with 16MHz hit events. When the external trigger functionality is
turned on (the second and third plots), only the event within the matching window is saved in
the data file.
Figure 6.10b shows the output event rate for different matching window size. The output event
rate is expected to be
푅푎푡푒푑푎푡푎 = 푓 푟푒푞푖푛푝푢푡_푠푖푔푛푎푙 · ( 푓 푟푒푞푒푥푡푒푟푛푎푙_푡푟푖푔푔푒푟 · 푡푚푎푡푐ℎ푖푛푔_푤푖푛푑표푤푛_푢푛푖푡 · 푁) (6.5)
By fitting with a linear function, the matching window size unit can be extracted from the slope
of the linear function:
푡푚푎푡푐ℎ푖푛푔_푤푖푛푑표푤푛_푢푛푖푡 =
푆푙표푝
푓 푟푒푞푖푛푝푢푡_푠푖푔푛푎푙 · 푓 푟푒푞푒푥푡푒푟푛푎푙_푡푟푖푔푔푒푟 (6.6)
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(a) Event distribution in one frame. Top: the external trigger functionality is turned off. Middle and
bottom: the external trigger functionality is turned on, and the matching window widths are 15 units and
31 units respectively. The red lines indicate when the external trigger signal come.
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(b) Recorded(output) event rate as a function of matching window width.
Figure 6.10: Validation results of the external trigger functionality.
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(a) Standard Event Configuration.
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(b) Short Event Configuration.
Figure 6.11: Serial data waveform from the MuTRiG chip decoded by the 8b/10b decoder on
the oscilloscope.
As expected, the matching window size is 80 ns, which is exactly 10 times of system clock
period.
6.3.2 Validation of the Frame generator module
As discussed in subsection 5.5.4, the frame generator packs the hit events into data frames with a
customized protocol. The hit event in the data frame to be sent out can be configured in standard
95
6 Characterization Measurement Results
or short event lengths. The validation of the functionality of the frame generator is performed
by monitoring the serial data waveforms on the oscilloscope. Two serial data waveforms are
shown in Figure 6.11. The color blocks indicate the symbols recognized by the 8b/10b decoder
on the oscilloscope, each of which presents ten 8b/10b encoded data on the serial data stream.
As shown in Figure 6.11, all the part of the frame, including idle, header, tailer and payload, are
correctly decoded by the 8b/10b decoder on the oscilloscope. And these parts of the data frame
are packed in a correct order. There are two events in both cases shown in Figure 6.11, which
are in the standard and the short hit event structure configuration respectively. The event lengths
are 6 bytes and 3.5 bytes respectively, also the same as designed.
6.3.3 LVDS Transmitter Performance
The customized LVDS transmitter is an crucial part for the LVDS serial data link. It is designed to
drive the data link at a bit rate of at least 1.25Gbps. The LVDS transmitter cell is characterized
with a test chip submitted in 2015. A demo digital circuit is implemented on the LVDS test
chip, including only the RPBS sequence generator, frame generator, 8b/10b encoder and double
data rate serializer. A data stream with 8b/10b encoded PRBS patterns is driven by the LVDS
transmitter off the chip. The signal waveforms are probed on an external 100Ω termination
resistor and the eye diagram is generated on the oscilloscope. As shown in Figure 6.12a, a widely
opened eye diagram has been obtained at a bit rate of 1.25Gbps. The eye height is 741.1mV and
the eye width is 681 ps. The bit error rate (BER) is at a level of 702 · 10−54 given by the waveform
analysis of the scope. The open eye diagram obtained for 8b/10b encoded PRBS data pattern at
a bit rate of 2.5Gbps is shown in Figure 6.12b. The BER estimated by the scope is at a level of
55 · 10−21. The low level of estimated BER in both cases shows a good performance of the LVDS
transmitter cell.
6.3.4 Serial Data Link Quality
The quality of the serial data link is measured by the bit error rate (BER) measurements on the
MuTRiG characterization setup. The MuTRiG chip is configured in the PRBS debugging mode,
when the RPBS patterns fill the payload part of the data frames and are sent to the DAQ system.
On the DAQ side, both the RPBS pattern sequence and the CRC information are checked on the
FPGA to detect bit errors. Data is transfered and taken for more than 37 hours to accumulate
enough statistics. The BER is measured for serial data link bit rate up to 1.90Gbps and no bit
error is detected during the data taken, given a upper limit of BER. The BER measurement results
are shown in Table 6.3. The BER is < 5.90 · 10−15 for serial data link speed of 1.25Gbps and is
< 3.65 · 10−15 for serial data link speed of 1.90Gbps, showing a good link quality of theMuTRiG
serial data link.
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(a) Bit rate = 1.25Gbps.
(b) Bit rate = 2.5Gbps.
Figure 6.12: Eye diagram for the 8b/10b encoded PRBS bit patterns from the LVDS transmitter
at bit rates of 1.25Gbps and 2.5Gbps.
Table 6.3: Bit error rate measurement results for MuTRiG serial data link.
Serial Data Link
Bit Rate
Bit Error Rate
1.25Gbps < 5.90 · 10−15
1.50Gbps < 4.34 · 10−15
1.60Gbps < 4.63 · 10−15
1.90Gbps < 3.65 · 10−15
6.3.5 Event Rate Measurements
Handling the high rate events from the Mu3e fibre detector is one of the challenges for the
MuTRiG ASIC.
The maximum event rate of the chip is characterized by injecting high rate test pulses to several
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Figure 6.13: Output Event rate as a function of the input event rate. The test pulse is injected
into 2, 4, 8, 16, 32 channels respectively. Left: standard event length configuration, where the
hit event data has 48 bit. Right: short event length configuration, where the hit event data has
27 bit.
channels of the chip and measuring the output event rate. The input signal rate and the number
of channels are gradually increased to search for the limit of the output event rate. The test setup
is similar to that of full chain jitter measurement in Figure 6.7. The thresholds of each channel
has been tuned such that all the channel will be triggered by the test pulses but not by noise. As
described in subsection 5.5.4, the structure of the hit event to be send to DAQ can be switched
from a standard event structure configuration of 48 bits to a short event structure configuration
of 27 bits, to achieve higher event rate capability.
Figure 6.13 shows the maximum event rate measurement results for both the standard and
short hit event configuration at the data link bit rate of 1.25Gbps. For both configurations, the
output event rate increase linearly with the input event rate before reaching the maximum value.
For the standard hit event configuration, the event rate is limited at 20.24MHz (on average
632 kHz/channel). At the maximum event rate cases, the serial data frames are filled fully with
the event data, showing that this maximum event rate is limited by the bit rate of serial data link.
For the short hit event configuration, the maximum event rate is 25MHz (on average
781 kHz/channel), which is exactly 1/5 of the system clock frequency and does not scaled with
the change of the event length if compared with that of the standard hit event configurations case.
This limit doesn’t come from the bit rate of the serial data link, but come from the digital circuit
on the chip. The L2 arbiter has been is identified to be the bottle neck of the digital logic circuit,
which processes hit event data in a sequential way and each hit event takes five system clocks
cycles. A new L2 arbiter, which process the event data in a pipelined way, will be implemented
in the next version of the ASIC to remove this bottleneck. By this modification, the maximum
event rate at the short hit event configuration will be limited by the bit rate of the serial data link,
which is expected to be ∼ 35 MHz (∼ 1.1 MHz/channel).
The maximum event rate of the chip is also measured for different serial data link rate. Fig-
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Figure 6.14: Event rate measurement result for different serial data link bit rate with the standard
(left) and the short (right) event configurations.
Table 6.4: Summary of event rate measurement results for different serial link clock frequencies.
Serial Data Link Bit
Rate
Serial Link Clock Fre-
quency
Max. Event Rate
(Standard Event
Length)
Max. Event Rate
(Short Event Length)
1.25Gbps 625MHz 20.24MHz
(632 kHz/ch)
25MHz (781 kHz/ch)
1.50Gbps 750MHz 24.29MHz
(759 kHz/ch)
30MHz (781 kHz/ch)
1.60Gbps 800MHz 25.91MHz
(810 kHz/ch)
32MHz (1MHz/ch)
1.90Gbps 950MHz 30.77MHz
(962 kHz/ch)
38MHz
(1.19MHz/ch)
ure 6.14 shows the event rate measurement results for serial data link rate up to 1.9Gbps for
both the standard and short hit event structure configurations. The maximum event rate of the
chip is scaled with the serial data link bit rate. And for the 1.9GHz serial clock frequency, the
maximum event rates of the chip are 961 kHz/channel and 1.19MHz/channel respectively for
the standard and short hit event structure configuration. A summary of the maximum event rate
measurement results for different serial data link clocks are listed in Table 6.4.
6.4 Test Beam With Mu3e Tile Detector Prototype
In order to verify the functionality and the timing performance of theMuTRiG chip at the realistic
condition, theMuTRiG chip has been tested with the Mu3e Tile detector prototype in a test beam
campaign at DESY.
Figure 6.15 shows test beam setup for theMuTRiG and Mu3e Tile detector module. The Mu3e
tile detector test module is designed and assembled by the Mu3e Tile detector group at Kirchhoff
Institute for Physics, especially for the test beam with MuTRiG and detector performance study
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MuTRiG Setup Mu3e Tile
Detector Module
Figure 6.15: The MuTRiG and Mu3e Tile Detector test beam setup.
with oscilloscope. It consists of 16 scintillator tiles readout by SiPM photon detectors arranged
in a 4 by 4 matrix, which is the same as in the Mu3e tile detector submodule.
The scintillator tiles are built from Ej-228 plastic scintillator material [50] which has a fast rise
and decay time constant for fast timing applications and will be used as the scintillating material
for the Mu3e Tile detectors. As the tile detector module designed for the Mu3e experiment, the
scintillating tiles has two different dimensions: 6.3mm × 6.2mm × 5.0mm for the center tiles
and 7.44mm × 6.2mm × 5.0mm for the edge tiles. Each tile is wrapped with ESR reflector foil
[86] to increase the photon collection efficiency. A small window with the size of the SiPM active
area is cut out to let the scintillating light reach the photon sensor.
14 of the 16 photon sensor are Hamamatsu S13360-3050PE MPPCs, which are of the same
type as the photon sensors in the baseline design of the Mu3e tile experiment. The breakdown
voltages of these photon sensors are ∼51.66V. In the other two channels, two new type of MPPCs
are used to evaluate their performance for the Mu3e tile detector design. The scintillating tiles are
glued to the SiPM to ensure a well-controlled and good light transmission between the tiles and
the SiPMs. The SiPMs are directly soldered on long PCB which distributes the SiPM signals to the
mate connectors of SiPM input connector on the MuTRiG boards. As shown in the Figure 6.15,
the detectors sits out side of the MuTRiG boards on the setup such that beam will not directly
hit the DAQ FPGA and cause operation errors due to single event upset in the FPGA. The whole
setup is placed in a light tight dark box during the test.
The setup was tested in the test beam 24 area at Deutsches Elektronen-Synchrotron (DESY).
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Figure 6.16: The hit map of a run in test beam. The numbers on the hit map are the channel
number in the data for the detector at corresponding position.
The electron beamwith an energy of∼2.4GeVwas sent to the experiment area. At this energy, the
electrons are minimum ionization particles (MIPs) as in the Mu3e experiment. During the test,
the SiPMs of the same types were operated in the same High Voltages (HVs). And the MuTRiG
chip was configured in a way that the same settings were applied to all the channels. Several sets
of data was acquired with 2-dimensions parameter scan for different SiPM operation voltage and
MuTRiG timing threshold. The performance of the setup are evaluate with off-line analysis.
As the hit map shown in Figure 6.16, the electron beam was mainly going through the channels
in the same column and these channels can be used for coincidence timing analysis. The channels
in the last column (channel 25, 30, 17 and 23) have highest statistics and the SiPMs in these four
channels are of the same type as the baseline design for the Mu3e tile detector. Thus these four
channels are chosen to evaluate the timing performance of the MuTRiG for the readout of the
Mu3e tile detector.
The energy spectrum of the electrons on these four investigated channels under the same test
condition is shown in Figure 6.17. Most of the recorded events fall into the Landau peak on
the spectrum. Those are the events when the electrons enter and leave the tile on two parallel
surfaces. Those electrons travelled in the traces with similar lengths and deposited similar amount
of energy in the tiles. On the tail of the Landau peaks, one or two additional peak are visible.
These peaks come from the events when two or three such electrons are travel though the tile in
the same time and deposit double or triple amount of energy in the tiles. As the detector module
edge is not perfectly parallel to the beam direction, some electrons enter the tile on the front
surface of the tile and leave the tile at the side surface. The travelling trace lengths of these
electrons in the tiles are shorter than the above cases, thus the deposited energy are smaller.
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Figure 6.17: The energy spectrum of the MIP electrons recorded on channel 25, 39, 17 and 23.
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Figure 6.18: Coincidence timing spectrum between channel 25 and 30, 30 and 17, 17 and 25,
and between channel 23 and 17.
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Depends on the entering position of the electron and its entering angle, the trace length of the
electron has a range from zero to the full length as that of the event in the Landau peak. And the
deposited energy of these electrons range from zero to the same deposited energy as the energy
in the Landau peak. These events contribute to the part of the energy spectrum which is on the
left side of the Landau peak.
No energy cut is applied in the data analysis in order to assess the timing performance of the
MuTRiG chip with the tile detector.
The timing performance of each channel can be deduced from the coincidence timing mea-
surements between channels. Let 푇푐ℎ_푖, 푇푐ℎ_푗 and 푇푐ℎ_푘 be the timing measurement on channel 푖,
푗 and 푘, and 푡푐ℎ_푖_푗, 푡푐ℎ_푖_푘 and 푡푐ℎ_푗_푘 be the time difference of the coincidence events between
these two channels. Then we have
푡푐ℎ_푖_푗 = 푇푐ℎ_푖 − 푇푐ℎ_푗 (6.7)
푡푐ℎ_푖_푘 = 푇푐ℎ_푖 − 푇푐ℎ_푘 (6.8)
푡푐ℎ_푗_푘 = 푇푐ℎ_푗 − 푇푐ℎ_푘 (6.9)
(6.10)
And the coincidence resolution between every two channels are
휎2푡푐ℎ_푖_푗 = 휎
2
푇푐ℎ_푖
+ 휎2푇푐ℎ_푗 (6.11)
휎2푡푐ℎ_푖_푘 = 휎
2
푇푐ℎ_푖
+ 휎2푇푐ℎ_푘 (6.12)
휎2푡푐ℎ_푗_푘 = 휎
2
푇푐ℎ_푗
+ 휎2푇푐ℎ_푘 (6.13)
(6.14)
Thus we can extract the timing resolution of each channel:
휎푇푐ℎ_푖 =
√
휎2푡푐ℎ_푖_푗 + 휎
2
푡푐ℎ_푖_푘 − 휎2푡푐ℎ_푗_푘
2
(6.15)
휎푇푐ℎ_푗 =
√
휎2푡푐ℎ_푖_푗 + 휎
2
푡푐ℎ_푗_푘 − 휎2푡푐ℎ_푖_푘
2
(6.16)
휎푇푐ℎ_푘 =
√
휎2푡푐ℎ_푖_푘 + 휎
2
푡푐ℎ_푗_푘 − 휎2푡푐ℎ_푖_푗
2
(6.17)
(6.18)
As shown in Figure 6.18 are the spectrum of 푡푐ℎ25_30, 푡푐ℎ30_17, 푡푐ℎ17_25 and 푡푐ℎ17_25 under one of
the test configuration. The Gaussian function is fitted to the data over a range of ±6 휎 to exact
the coincidence timing resolutions between those four pairs of channels.
103
6 Characterization Measurement Results
With Equation 6.18, timing performance of the four channels are exacted from the data taken
under different applied SiPM bias voltages and different MuTRiG timing threshold settings.
The timing resolution of channel 25, 30, 17 and 23 at all the test configurations during the
2 dimension parameters scan are shown in Figure 6.20 and Figure 6.22. The MuTRiG and the
Mu3e tile detector module have shown an excellent timing performance in the beam test. Channel
33 shows the best timing performance among them. It achieves ∼35 ps over a large parameter
space. And the timing jitter values obtained for channel 25 and channel 17 are lower than 45 ps
for most of the configurations. Channel 23 shows worst performance among them, which results
from the bubbles between the scintillating tile and the SiPMs during the assembly. Even though,
channel 23 still achieve a timing resolution of lower than 50 ps for 1/3 of the parameter space.
Overall, the timing resolution of the four channels are all below 50ps in a large parameter space
of:
54.0 < HV < 56.4
0 < timing threshold < 26
(6.19)
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Figure 6.19: Timing resolution of channel 25 at all the tested configurations.
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Figure 6.20: Timing resolutionof channel 30 at all the tested configurations.
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Figure 6.21: Timing resolution of channel 17 at all the test configurations.
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Figure 6.22: Timing resolution of channel 23 at all the test configuration.
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Chapter 7
Summary
The Mu3e experiment is aiming at probing for new physics by searching for the charged lepton
violating decay 휇+ → 푒+푒+푒−. This process is extremely suppressed in the Standard Model with
a branching ratio B < 10−54. While in a wide range of models for physics beyond the Standard
Model, this process is significantly enhanced such that it might be in reach of being detected
experimentally.
The ultimate goal of the Mu3e experiment is to search for the 휇+ → 푒+푒+푒− decay process with
a branching ratio sensitivity of 10−16 at 90% CL, improving the current best limit by four orders of
magnitude. During the phase I operation of the experiment, a single event sensitivity of 2 · 10−15
is targeted, which would require observing at least 2.5 · 1015 muon decays and suppressing any
background process to a level below 2 · 10−15. In order to observe enough muon decays in a
reasonable measurement time of around one year, the experiment will be running at a muon
stopping rate as high as 108Hz, requiring high rate capability from the detectors and readout
electronics. There are two main background sources for the experiment: the internal conversion
decay 휇+ → 푒+푒+푒−휈푒휈휇 and the accidental background of two or three uncorrelatedmuon decays
forming a signature similar to the target signal. The internal conversion background can be
suppressed by precise momentum measurements. The suppression of the accidental background
relies on an excellent momentum, vertex and timing resolution provided by different detector
systems.
The Mu3e fibre detector and the Mu3e tile detector will provide precise timing measurements.
They are built from organic scintillating fibres and tiles read out by Silicon Photomultipliers. A
good timing resolution of 500 ps is required for the fibre detector and 100 ps for the tile detec-
tor in order to suppress the accidental background by more than two orders of magnitude. In
addition, the readout electronics of the fibre detector need to provide an event rate capability
up to 1MHz/channel. The total number of more than 9000 detector channels and these high
specifications require development of a dedicated readout ASIC.
This thesis presents the development of the MuTRiG ASIC, which is designed for the readout
of SiPMs with precise timing resolution and high event rate capability. MuTRiG is dedicated
to the readout of the Mu3e fibre and tile detectors. The timing performance characterization
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results of the chip show a jitter of less than 18 ps from the analog channel for charges larger than
480 fC. The full chain jitter of the MuTRiG, when the on-chip TDC channels are used for timing
measurements, is lower than 25 ps for 480 fC charge, with the addition ∼23 ps jitter contributed
from the TDC. This clearly shows that the chip is capable of performing timing measurements
with resolution less than 100 ps. Furthermore, the influence of the input event rate to the jitter
of the chip is tested up to 15MHz and no apparent change is observed for the rates studied.
A customized LVDS transmitter cell and a double data rate serializer have been developed to
provide a 1.25Gbps serial data link to transfer the hit event data to the DAQ. The transmitted
digital hit event data can be switched to a structure with shorter length to further increase the
bandwidth of the output data link. In the characterization measurements, the LVDS transmitter
has produced an opened eye diagram at bit rate up to 2.50Gbps, showing its good performance
for driving the serial data link. The measured maximum event rate at the bit rate of 1.25Gbps is
632 kHz/channel for the standard event structure configuration and 781 kHz/channel for short
event structure configuration. The maximum event rate does not scale with the changed hit event
length due to a bottleneck in the digital data path of the chip. The bottleneck will be removed in
the final version of the chip. The chip is capable of working at higher serial data link bit rate of
1.9Gbps, giving a maximum event rate of 962 kHz/channel and 1.1MHz/channel respectively for
the standard and short event structure configurations, which would be sufficient for the readout
of fibre detector prototype.
New digital functionalities, such as the external trigger and the CRC check, are implemented
for convenient and reliable operation of the chip. The upper limit of bit error rate of theMuTRiG
serial data link is tested to be in a order of O(10−15) up to a bit rate of 1.9Gbps.
The MuTRiG chip has been tested with the Mu3e Tile detector prototype during a test beam
campaign at DESY. An excellent channel timing resolution of <50 ps has been obtained over a
large chip configuration parameter range, confirming the performance and functionality of the
chip. This also suggests a broad parameter space can be used without significant worsening the
resolution and no fine tuning for individual channel is required a proper timing resolution.
Based on the obtained characterization results, it can be concluded that the current version of
the MuTRiG chip provides excellent performance and utile functionalities for the development
and prototyping of the Mu3e timing detector prototypes. The final version of the MuTRiG chip
with minor changes in the digital part is expected to be submitted soon. After characterization
of that chip, mass production and packaging of the final version of the MuTRiG chip is foreseen
for the construction of the Mu3e timing detectors.
108
Appendix
109

Appendix A
Lists
A.1 List of Figures
2.1 Fyenman diagram for the lepton violation decay 휇→ 푒푒푒. . . . . . . . . . . . . 6
2.2 Limit on the common mass scale Λ as a function of the parameter 휅 [6]. . . . . . 9
2.3 Signal and background topology. . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.4 Multiple scattering seen at a plane transverse to the direction the magnetic field. 12
2.5 Schematic view of the Mu3e detector for early commissioning phase, Phase I and
Phase II [6]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.6 Internal conversion signal fraction as a function of the momentum resolution [6]. 14
2.7 Layout of the 휋E5 area at PSI [48]. . . . . . . . . . . . . . . . . . . . . . . . . 15
2.8 CAD drawing of the Compact Muon Beam Line at the 휋E5 channel [48]. . . . . . 15
2.9 Muon stopping target design [7]. . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.10 Mechanics of the inner tracking layers and the muon stopping target. Modified
from [7]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.11 Mounting of the pixel tracking detectors. . . . . . . . . . . . . . . . . . . . . . 17
2.12 CAD drawing of the scintillating fibre detector. Reprinted and Modified from [6]. 19
2.13 CAD drawing of the Mu3e fibre detector. . . . . . . . . . . . . . . . . . . . . . 19
2.14 CAD drawing of a Mu3e Tile submodule. . . . . . . . . . . . . . . . . . . . . . 21
2.15 CAD drawing of a Mu3e Tile detector station. . . . . . . . . . . . . . . . . . . . 21
2.16 Schematic of the DAQ system [53]. . . . . . . . . . . . . . . . . . . . . . . . . 22
3.1 Circuit symbol, schematic structure and electronic field distribution of a p-n junction. 24
3.2 Circuit symbol, schematic structure and electronic field distribution of a PIN diode. 25
3.3 Structure and the electronic field distribution of an APD. . . . . . . . . . . . . . 26
3.4 Gain of the APD in different reverse bias voltage. . . . . . . . . . . . . . . . . . 26
3.5 Working principle of passive quenching in a G-APD [51]. . . . . . . . . . . . . . 27
3.6 Pictures, schematic drawing and corss-section structure of SiPM. . . . . . . . . . 28
3.7 Electrical models of a G-APD and a SiPM. . . . . . . . . . . . . . . . . . . . . . 29
3.8 SiPM response from simulation using the SiPM electrical model. . . . . . . . . . 30
111
A Lists
3.9 Single Photon Spectrum of a SiPM [63]. . . . . . . . . . . . . . . . . . . . . . . 31
3.10 PDE vs. wavelength characteristic of the Hamamatsu S13360 series MPPC with
50 μm pixel pitch [64]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.11 Timing errors with leading edge discrimination. . . . . . . . . . . . . . . . . . . 35
4.1 Circuit symbol and structure of NMOS transistor. . . . . . . . . . . . . . . . . . 39
4.2 Circuit symbols and truth tables of commonly used logic gates. . . . . . . . . . . 40
4.3 Electronic symbol and truth table of a D-latch. . . . . . . . . . . . . . . . . . . 40
4.4 Circuit symbol and truth table of a flip-flop. . . . . . . . . . . . . . . . . . . . . 40
4.5 Schematic and timing diagram of a shift register with three flip-flops. . . . . . . 41
4.6 Setup time and hold time violation. . . . . . . . . . . . . . . . . . . . . . . . . 41
5.1 Trigger principle of the MuTRiG channel. . . . . . . . . . . . . . . . . . . . . . 45
5.2 Diagram of a MuTRiG channel. . . . . . . . . . . . . . . . . . . . . . . . . . . 45
5.3 Schematics of one half of the MuTRiG input stage. . . . . . . . . . . . . . . . . 46
5.4 Diagram of a MuTRiG timing brach. . . . . . . . . . . . . . . . . . . . . . . . . 49
5.5 Diagram of a MuTRiG energy branch. . . . . . . . . . . . . . . . . . . . . . . . 50
5.6 Signal processing in the MuTRiG hit logic unit. . . . . . . . . . . . . . . . . . . 51
5.7 Working principle of the TDC. . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
5.8 Schematic of the TDC in MuTRiG. . . . . . . . . . . . . . . . . . . . . . . . . . 53
5.9 Working principle of the VCO cell. . . . . . . . . . . . . . . . . . . . . . . . . . 54
5.10 Measurement and correction of the TDC fine counter bins nonlinearity. . . . . . . 56
5.11 Block Diagram of the MuTRiG Chip. . . . . . . . . . . . . . . . . . . . . . . . . 57
5.12 Schematic and the timing diagram of the circuit for generating the TDC_New_Hit
and TDC_Reset signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.13 Schematic and timing diagram of the circuit for generating the New_Event signal. 58
5.14 Schematic and timing diagram of the event generation circuit. . . . . . . . . . . 59
5.15 Implementation of the external trigger functionality on L1 FIFO. . . . . . . . . . 62
5.16 Block diagram of the frame generator unit. . . . . . . . . . . . . . . . . . . . . 63
5.17 Hardware implementation of a single bit CRC-16-ANSI calculation circuit with a
linear-shift feedback register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
5.18 A example of DC unbalanced data over the AC-couples LVDS link. . . . . . . . . 69
5.19 Schematics and timing diagram of the MuTRiG double data rate serializer. . . . . 71
5.20 Diagram of the LVDS transmitter. . . . . . . . . . . . . . . . . . . . . . . . . . 72
5.21 Working principle of the LVDS driver. . . . . . . . . . . . . . . . . . . . . . . . 72
5.22 Schematics of the LVDS driver and the Common-Mode Feedback circuit. . . . . . 73
5.23 Schematics of the pre-driver block. . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.24 Distributed load model of the LVDS driver. . . . . . . . . . . . . . . . . . . . . . 74
5.25 Frequency responses of the line load model and the LVDS transmitter with the load. 75
112
A.2 List of Tables
5.26 LVDS output waveform of 625MHz clock signal from post-layout simulation. . . . 76
5.27 Layout of the LVDS transmitter. . . . . . . . . . . . . . . . . . . . . . . . . . . 76
5.28 Floorplan of the MuTRiG Chip. . . . . . . . . . . . . . . . . . . . . . . . . . . 79
5.29 Layout of the MuTRiG Chip. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
6.1 The MuTRiG characterization setup. . . . . . . . . . . . . . . . . . . . . . . . . 84
6.2 The input circuit on the MuTRiG test board. . . . . . . . . . . . . . . . . . . . . 85
6.3 Overview of the MuTRiG characterization DAQ system. . . . . . . . . . . . . . . 86
6.4 Logical Block of the DAQ firmware on FPGA. . . . . . . . . . . . . . . . . . . . 87
6.5 Front-end jitter measurement setup. . . . . . . . . . . . . . . . . . . . . . . . . 89
6.6 Front-end jitter measurement results. . . . . . . . . . . . . . . . . . . . . . . . 90
6.7 Full chain jitter measurement setup. . . . . . . . . . . . . . . . . . . . . . . . . 91
6.8 Full chain jitter as a function of input charge. . . . . . . . . . . . . . . . . . . . 91
6.9 Measurement and simulation results of jitter vs rate relationship. . . . . . . . . . 92
6.10 Validation results of the external trigger functionality. . . . . . . . . . . . . . . . 94
6.11 Serial data waveform from the MuTRiG chip decoded by the 8b/10b decoder on
the oscilloscope. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
6.12 Eye diagram for the 8b/10b encoded PRBS bit patterns from the LVDS transmitter
at bit rates of 1.25Gbps and 2.5Gbps. . . . . . . . . . . . . . . . . . . . . . . . 97
6.13 Output Event rate as a function of the input event rate. . . . . . . . . . . . . . . 98
6.14 Event rate measurement result for different serial data link bit rate with the stan-
dard (left) and the short (right) event configurations. . . . . . . . . . . . . . . . 99
6.15 The MuTRiG and Mu3e Tile Detector test beam setup. . . . . . . . . . . . . . . 100
6.16 The hit map of a run in test beam. . . . . . . . . . . . . . . . . . . . . . . . . . 101
6.17 The energy spectrum of the MIP electrons recorded on channel 25, 39, 17 and 23. 102
6.18 Coincidence timing spectrum between channel 25 and 30, 30 and 17, 17 and 25,
and between channel 23 and 17. . . . . . . . . . . . . . . . . . . . . . . . . . . 102
6.19 Timing resolution of channel 25 at all the tested configurations. . . . . . . . . . 105
6.20 Timing resolutionof channel 30 at all the tested configurations. . . . . . . . . . . 105
6.21 Timing resolution of channel 17 at all the test configurations. . . . . . . . . . . . 106
6.22 Timing resolution of channel 23 at all the test configuration. . . . . . . . . . . . 106
A.2 List of Tables
2.1 Summary of the lepton flavour for the three lepton generation. . . . . . . . . . . 5
2.2 Experimental upper limits on the LFV muon decays. . . . . . . . . . . . . . . . . 7
3.1 Component parameter values for the SiPM electrical model in the simulation. . . 30
5.1 Format of the data frame. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
113
A Lists
5.2 The definition of the frame flags. . . . . . . . . . . . . . . . . . . . . . . . . . . 64
5.3 Hit event structure in the standard event configuration (6 bytes). . . . . . . . . . 65
5.4 Hit event data structure in the short event configuration (3.5 bytes). . . . . . . . 65
5.5 LVDS driver load model parameter values. . . . . . . . . . . . . . . . . . . . . . 74
5.6 Clock specification in the MuTRiG chip. . . . . . . . . . . . . . . . . . . . . . . 78
5.7 Worst setup time slack value for SER_CLK and SYS_CLK in different process corners. 81
6.1 Structure of the hit event sent from MuTRiG FPGA to PC . . . . . . . . . . . . . 88
6.2 Structure of the frame-info event sent from MuTRiG FPGA to PC . . . . . . . . . 88
6.3 Bit error rate measurement results for MuTRiG serial data link. . . . . . . . . . 97
6.4 Summary of event ratemeasurement results for different serial link clock frequencies. 99
114
Appendix B
Bibliography
[1] Georges Aad et al. “Observation of a new particle in the search for the Standard Model
Higgs boson with the ATLAS detector at the LHC”. In: Phys. Lett. B716 (2012), pp. 1–29.
doi: 10.1016/j.physletb.2012.08.020. arXiv: 1207.7214 [hep-ex].
[2] Serguei Chatrchyan et al. “Observation of a new boson at a mass of 125 GeV with the
CMS experiment at the LHC”. In: Phys. Lett. B716 (2012), pp. 30–61. doi: 10.1016/j.
physletb.2012.08.021. arXiv: 1207.7235 [hep-ex].
[3] Y. Fukuda et al. “Evidence for oscillation of atmospheric neutrinos”. In: Phys. Rev. Lett. 81
(1998), pp. 1562–1567. doi: 10.1103/PhysRevLett.81.1562. arXiv: hep-ex/9807003
[hep-ex].
[4] Q. R. Ahmad et al. “Measurement of the rate of 휈푒 + 푑 → 푝 + 푝 + 푒− interactions pro-
duced by 8퐵 solar neutrinos at the Sudbury Neutrino Observatory”. In: Phys. Rev. Lett. 87
(2001), p. 071301. doi: 10.1103/PhysRevLett.87.071301. arXiv: nucl-ex/0106015
[nucl-ex].
[5] K. Eguchi et al. “First results from KamLAND: Evidence for reactor anti-neutrino disappear-
ance”. In: Phys. Rev. Lett. 90 (2003), p. 021802. doi: 10.1103/PhysRevLett.90.021802.
arXiv: hep-ex/0212021 [hep-ex].
[6] A. Blondel et al. “Research Proposal for an Experiment to Search for the Decay 휇→ 푒푒푒”.
In: (2013). arXiv: 1301.6113 [physics.ins-det].
[7] A. Blondel et al. “Technical Design of the Phase I Mu3e Experiment”. In: (2018). to be
published.
[8] Tobias Harion. “The STiC ASIC High Precision Timing with Silicon Photomultipliers”. PhD
thesis. Universität Heidelberg, 2015.
[9] H. Chen et al. “A dedicated readout ASIC for Time-of-Flight Positron Emission Tomogra-
phy using Silicon Photomultiplier (SiPM)”. In: 2014 IEEE Nuclear Science Symposium and
Medical Imaging Conference (NSS/MIC) (2014), pp. 1–5. doi: 10.1109/NSSMIC.2014.
7431045.
115
B Bibliography
[10] T. Harion et al. “STiC — a mixed mode silicon photomultiplier readout ASIC for time-of-
flight applications”. In: Journal of Instrumentation 9.02 (2014), p. C02003. url: http:
//stacks.iop.org/1748-0221/9/i=02/a=C02003.
[11] Vera Stankova et al. “STIC3 – Silicon Photomultiplier Timing Chip with picosecond res-
olution”. In: Nuclear Instruments and Methods in Physics Research Section A: Accelerators,
Spectrometers, Detectors and Associated Equipment 787 (2015). New Developments in Pho-
todetection NDIP14, pp. 284–287. issn: 0168-9002. doi: https://doi.org/10.1016/
j.nima.2014.12.073. url: http://www.sciencedirect.com/science/article/pii/
S0168900214015332.
[12] V. Stankova et al. “Front-end chip for Silicon Photomultiplier detectors with pico-second
Time-of-Flight resolution”. In: Nuclear Instruments and Methods in Physics Research Section
A: Accelerators, Spectrometers, Detectors and Associated Equipment 824 (2016). Frontier De-
tectors for Frontier Physics: Proceedings of the 13th Pisa Meeting on Advanced Detectors,
pp. 356–358. issn: 0168-9002. doi: https://doi.org/10.1016/j.nima.2015.11.103.
url: http://www.sciencedirect.com/science/article/pii/S0168900215014771.
[13] Michael Ritzert. “Development and Test of a High Performance Multi Channel Readout
System on a Chip with Application in PET/MR”. PhD thesis. Universität Heidelberg, 2014.
[14] P. Fischer, I. Peric, M. Ritzert, andM. Koniczek. “Fast Self TriggeredMulti Channel Readout
ASIC for Time- and Energy Measurement”. In: IEEE Transactions on Nuclear Science 56.3
(June 2009), pp. 1153–1158. issn: 0018-9499. doi: 10.1109/TNS.2008.2008807.
[15] I. Sacco, P. Fischer, and M. Ritzert. “PETA4: a multi-channel TDC/ADC ASIC for SiPM
readout”. In: Journal of Instrumentation 8.12 (2013), p. C12013. url: http://stacks.
iop.org/1748-0221/8/i=12/a=C12013.
[16] Huangshan Chen et al. uTRiG: A Mixed Signal Silicon Photomultiplier Readout ASIC for
Ultra-Fast Timing and Ultra-High Rate Applications. Topical Workshop on Electronics for
Particle Physics (TWEPP-16). 2016. url: https://indico.cern.ch/event/489996/
contributions/2212788/.
[17] Huangshan Chen et al. MuTRiG: A Mixed Signal Silicon Photomultiplier Readout ASIC with
High Timing Resolution and Gigabit Data Link. 2016 IEEE Nuclear Science Symposium and
Medical Imaging Conference (NSS/MIC). 2016.
[18] Huangshan Chen et al. MuTRiG: A Silicon Photomultiplier Readout ASIC with High Tim-
ing Precision and High Event Rate Capability. Topical Workshop on Electronics for Par-
ticle Physics (TWEPP-17). 2017. url: https : / / indico . cern . ch / event / 608587 /
contributions/2614095/.
116
[19] W. Shen et al. MuTRiG: a Mixed Signal Photomultiplier Readout ASIC for the Mu3e Experi-
ment. 2017 IEEENuclear Science Symposium andMedical Imaging Conference (NSS/MIC).
2017. url: https://www.eventclass.org/contxt_ieee2017/online- program/
session?s=N-03#3254.
[20] H. Chen et al. “MuTRiG: a mixed signal Silicon Photomultiplier readout ASIC with high
timing resolution and gigabit data link”. In: Journal of Instrumentation 12.01 (2017),
p. C01043. url: http://stacks.iop.org/1748-0221/12/i=01/a=C01043.
[21] H. Chen et al. “Characterization Measurement Results of MuTRiG - A Silicon Photomul-
tiplier Readout ASIC with High Timing Precision and High Event Rate Capability”. In:
Proceedings, Topical Workshop on Electronics for Particle Physics (TWEPP 2017). 2018. url:
https://pos.sissa.it/313/008/.
[22] André de Gouvêa and Petr Vogel. “Lepton flavor and number conservation, and physics
beyond the standard model”. In: Progress in Particle and Nuclear Physics 71 (2013). Fun-
damental Symmetries in the Era of the LHC, pp. 75–92. issn: 0146-6410. doi: https:
//doi.org/10.1016/j.ppnp.2013.03.006. url: http://www.sciencedirect.com/
science/article/pii/S0146641013000252.
[23] Jogesh C. Pati and Abdus Salam. “Lepton number as the fourth "color"”. In: Phys. Rev. D
10 (1 July 1974), pp. 275–289. doi: 10.1103/PhysRevD.10.275. url: https://link.
aps.org/doi/10.1103/PhysRevD.10.275.
[24] Howard Georgi and S. L. Glashow. “Unity of All Elementary-Particle Forces”. In: Phys. Rev.
Lett. 32 (8 Feb. 1974), pp. 438–441. doi: 10.1103/PhysRevLett.32.438. url: https:
//link.aps.org/doi/10.1103/PhysRevLett.32.438.
[25] Paul Langacker. “Grand unified theories and proton decay”. In: Physics Reports 72.4 (1981),
pp. 185–385. issn: 0370-1573. doi: http://dx.doi.org/10.1016/0370-1573(81)
90059-4.url: http://www.sciencedirect.com/science/article/pii/0370157381900594.
[26] Rabindra N. Mohapatra and Jogesh C. Pati. “Left-Right Gauge Symmetry and an Isocon-
jugate Model of CP Violation”. In: Phys. Rev. D11 (1975), pp. 566–571. doi: 10.1103/
PhysRevD.11.566.
[27] R. N. Mohapatra and J. C. Pati. “"Natural" left-right symmetry”. In: Phys. Rev. D 11 (9 May
1975), pp. 2558–2561. doi: 10.1103/PhysRevD.11.2558. url: https://link.aps.
org/doi/10.1103/PhysRevD.11.2558.
[28] G. Senjanovic and Rabindra N. Mohapatra. “Exact Left-Right Symmetry and Spontaneous
Violation of Parity”. In: Phys. Rev.D12 (1975), p. 1502. doi: 10.1103/PhysRevD.12.1502.
117
B Bibliography
[29] H.E. Haber and G.L. Kane. “The search for supersymmetry: Probing physics beyond the
standard model”. In: Physics Reports 117.2 (1985), pp. 75–263. issn: 0370-1573. doi:
http : / / dx . doi . org / 10 . 1016 / 0370 - 1573(85 ) 90051 - 1. url: http : / / www .
sciencedirect.com/science/article/pii/0370157385900511.
[30] Mitsuru Kakizaki, Yoshiteru Ogura, and Fumitaka Shima. “Lepton flavor violation in the
triplet Higgs model”. In: Phys. Lett. B566 (2003), pp. 210–216. doi: 10.1016/S0370-
2693(03)00833-5. arXiv: hep-ph/0304254 [hep-ph].
[31] M. L. Brooks et al. “New Limit for the Lepton-Family-Number Nonconserving Decay 휇+ →
e+훾”. In: Phys. Rev. Lett. 83 (8 Aug. 1999), pp. 1521–1524. doi: 10.1103/PhysRevLett.
83.1521. url: https://link.aps.org/doi/10.1103/PhysRevLett.83.1521.
[32] J. Adam et al. “New limit on the lepton-flavour violating decay 휇+ → 푒+훾”. In: Phys. Rev.
Lett. 107 (2011), p. 171801. doi: 10.1103/PhysRevLett.107.171801. arXiv: 1107.5547
[hep-ex].
[33] J. Adam et al. “New constraint on the existence of the 휇+ → 푒+훾 decay”. In: Phys. Rev. Lett.
110 (2013), p. 201801. doi: 10.1103/PhysRevLett.110.201801. arXiv: 1303.0754
[hep-ex].
[34] Donato Nicolò. “The 휇 → 푒훾 experiment at PSI”. In: Nuclear Instruments and Methods in
Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment
503.1–2 (2003). Proceedings of the 3rd International Workshop on Neutrino Factories
based on Muon Storage Rings, pp. 287–289. issn: 0168-9002. doi: https://doi.org/
10.1016/S0168-9002(03)00699-5. url: http://www.sciencedirect.com/science/
article/pii/S0168900203006995.
[35] U. Bellgardt et al. “Search for the decay 휇+ → 푒+푒+푒−”. In: Nuclear Physics B 299.1 (1988),
pp. 1–6. issn: 0550-3213. doi: http://dx.doi.org/10.1016/0550-3213(88)90462-2.
url: http://www.sciencedirect.com/science/article/pii/0550321388904622.
[36] Wilhelm H. Bertl et al. “A Search for muon to electron conversion in muonic gold”. In: Eur.
Phys. J. C47 (2006), pp. 337–346. doi: 10.1140/epjc/s2006-02582-x.
[37] C. Patrignani and Particle Data Group. “Review of Particle Physics”. In: Chinese Physics C
40.10 (2016), p. 100001. url: http://stacks.iop.org/1674-1137/40/i=10/a=
100001.
[38] Yoshitaka Kuno and Yasuhiro Okada. “Muon decay and physics beyond the standardmodel”.
In: Rev. Mod. Phys. 73 (2001), pp. 151–202. doi: 10.1103/RevModPhys.73.151. arXiv:
hep-ph/9909265 [hep-ph].
[39] F. del Aguila, J. I. Illana, and M. D. Jenkins. “Precise limits from lepton flavour violating
processes on the Littlest Higgs model with T-parity”. In: JHEP 01 (2009), p. 080. doi:
10.1088/1126-6708/2009/01/080. arXiv: 0811.2891 [hep-ph].
118
[40] Francisco del Aguila, Jose I. Illana, and Mark D. Jenkins. “Lepton flavor violation in the
Simplest Little Higgs model”. In: JHEP 03 (2011), p. 080. doi: 10.1007/JHEP03(2011)
080. arXiv: 1101.2936 [hep-ph].
[41] Ernesto Arganda andMaria J. Herrero. “Testing supersymmetry with lepton flavor violating
tau and mu decays”. In: Phys. Rev. D73 (2006), p. 055003. doi: 10.1103/PhysRevD.73.
055003. arXiv: hep-ph/0510405 [hep-ph].
[42] M. Hirsch, F. Staub, and A. Vicente. “Enhancing 푙푖 → 3푙 푗 with the 푍0-penguin”. In: Phys.
Rev. D85 (2012). [Erratum: Phys. Rev.D91,no.5,059902(2015)], p. 113013. doi: 10 .
1103 / PhysRevD . 91 . 059902 , 10 . 1103 / PhysRevD . 85 . 113013. arXiv: 1202 . 1825
[hep-ph].
[43] Asmaa Abada, Debottam Das, Avelino Vicente, and Cedric Weiland. “Enhancing lepton
flavour violation in the supersymmetric inverse seesaw beyond the dipole contribution”. In:
JHEP 09 (2012), p. 015. doi: 10.1007/JHEP09(2012)015. arXiv: 1206.6497 [hep-ph].
[44] H. K. Dreiner, K. Nickel, F. Staub, and A. Vicente. “New bounds on trilinear R-parity viola-
tion from lepton flavor violating observables”. In: Phys. Rev. D86 (2012), p. 015003. doi:
10.1103/PhysRevD.86.015003. arXiv: 1204.5925 [hep-ph].
[45] Martin Hirsch, Werner Porod, Laslo Reichert, and Florian Staub. “Phenomenology of the
minimal supersymmetric 푈(1)퐵−퐿 × 푈(1)푅 extension of the standard model”. In: Phys.
Rev. D86 (2012), p. 093018. doi: 10.1103/PhysRevD.86.093018. arXiv: 1206.3516
[hep-ph].
[46] A.M. Baldini et al. “MEGUpgrade Proposal”. In: (2013). arXiv: 1301.7225 [physics.ins-det].
[47] Felix Anton Berg. “CMBL - A High-Intensity Muon Beam Line & Scintillation Target with
Monitoring System for Next-Generation Charged Lepton Flavour Violation Experiments”.
en. PhD thesis. ETH Zurich, 2017. doi: 10.3929/ethz-b-000213470.
[48] Giada Rutar. “In Search of Charged Lepton Flavor Violating Decays at PSI. R&D of a Fiber
Hodoscope for the Mu3e Experiment and Study of Novel Calibration Methods for the
MEG / MEG II Experiment”. en. PhD thesis. ETH Zurich, 2017. doi: 10.3929/ethz-
b-000174750.
[49] Ivan Perić. “A novel monolithic pixelated particle detector implemented in high-voltage
CMOS technology”. In: Nuclear Instruments and Methods in Physics Research Section A: Ac-
celerators, Spectrometers, Detectors and Associated Equipment 582.3 (2007). VERTEX 2006,
pp. 876–885. issn: 0168-9002. doi: https://doi.org/10.1016/j.nima.2007.07.115.
url: http://www.sciencedirect.com/science/article/pii/S0168900207015914.
[50] Eljen Technology. Eljen Technology - EJ-228, EJ-230. 2016.url: http://eljentechnology.
com/products/plastic-scintillators/ej-228-ej-230.
[51] Patrick Eckert. “The Mu3e Tile Detector”. PhD thesis. Universität Heidelberg, 2015.
119
B Bibliography
[52] MIDAS. url: https://midas.triumf.ca/MidasWiki/index.php/Main_Page.
[53] vom Bruch, Dorothea. “The Mu3e Tile Detectoxel Sensor Evaluation and Online EventSe-
lection for the Mu3e Experiment”. PhD thesis. Universität Heidelberg, 2017.
[54] G.F. Knoll. Radiation Detection and Measurement - 3rd ed. John Wiley & Sons, 1999. isbn:
0-471-07338-5.
[55] A. G. Chynoweth. “Ionization Rates for Electrons and Holes in Silicon”. In: Phys. Rev. 109
(5 Mar. 1958), pp. 1537–1540. doi: 10.1103/PhysRev.109.1537. url: https://link.
aps.org/doi/10.1103/PhysRev.109.1537.
[56] R. Van Overstraeten and H. De Man. “Measurement of the ionization rates in diffused
silicon p-n junctions”. In: Solid-State Electronics 13.5 (1970), pp. 583–608. issn: 0038-
1101. doi: https://doi.org/10.1016/0038-1101(70)90139-5. url: http://www.
sciencedirect.com/science/article/pii/0038110170901395.
[57] K.K. Ng. Complete Guide to Semiconductor Devices. Wiley - IEEE. Wiley, 2002.
[58] P. Buzhan et al. “An advanced study of silicon photomultiplier”. In: ICFA Instrum. Bull. 23
(2001), pp. 28–41.
[59] S. Cova et al. “Avalanche photodiodes and quenching circuits for single-photon detection”.
In: Appl. Opt. 35.12 (Apr. 1996), pp. 1956–1976. doi: 10.1364/AO.35.001956. url:
http://ao.osa.org/abstract.cfm?URI=ao-35-12-1956.
[60] F. Corsi et al. “Modelling a silicon photomultiplier (SiPM) as a signal source for optimum
front-end design”. In: Nuclear Instruments and Methods in Physics Research Section A: Ac-
celerators, Spectrometers, Detectors and Associated Equipment 572.1 (2007). Frontier De-
tectors for Frontier Physics, pp. 416–418. issn: 0168-9002. doi: https://doi.org/
10.1016/j.nima.2006.10.219. url: http://www.sciencedirect.com/science/
article/pii/S0168900206021449.
[61] Wei Shen. “Development of High Performance Readout ASICs for Silicon Photomultipliers
(SiPMs)”. PhD thesis. Universität Heidelberg, 2012.
[62] MPPC / Technical note. KAPD9005E01. Hamamatsu Photonics K.K. Mar. 2017. url: https:
//www.hamamatsu.com/resources/pdf/ssd/mppc_kapd9005e.pdf.
[63] Patrick Eckert et al. “Characterisation studies of silicon photomultipliers”. In: Nuclear In-
struments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detec-
tors and Associated Equipment 620.2 (2010), pp. 217–226. issn: 0168-9002. doi: https:
//doi.org/10.1016/j.nima.2010.03.169. url: http://www.sciencedirect.com/
science/article/pii/S0168900210008156.
[64] MPPC S13360 series. KAPD1052E04. Hamamatsu Photonics K.K. Aug. 2016. url: https:
//www.hamamatsu.com/resources/pdf/ssd/s13360_series_kapd1052e.pdf.
120
[65] A. Vacheret et al. “Characterization and simulation of the response of Multi-Pixel Pho-
ton Counters to low light levels”. In: Nuclear Instruments and Methods in Physics Research
Section A: Accelerators, Spectrometers, Detectors and Associated Equipment 656.1 (2011),
pp. 69–83. issn: 0168-9002. doi: https://doi.org/10.1016/j.nima.2011.07.022.
url: http://www.sciencedirect.com/science/article/pii/S0168900211014513.
[66] C-Series. Rev. 2.9. SensL Technologies Ltd. Nov. 2017.url: http://sensl.com/downloads/
ds/DS-MicroCseries.pdf.
[67] R. Mirzoyan, R. Kosyra, and H.-G. Moser. “Light emission in Si avalanches”. In: Nuclear
Instruments andMethods in Physics Research Section A: Accelerators, Spectrometers, Detectors
and Associated Equipment 610.1 (2009). New Developments In Photodetection NDIP08,
pp. 98–100. issn: 0168-9002. doi: https://doi.org/10.1016/j.nima.2009.05.081.
url: http://www.sciencedirect.com/science/article/pii/S0168900209010377.
[68] B. Razavi. Design of Analog CMOS Integrated Circuits. McGraw-Hill Education, 2000. isbn:
9780072380323.
[69] H. Allen, P.E. Allen, and D.R. Holberg. CMOS Analog Circuit Design. Holt, Rinehart and
Winston, 1995. isbn: 9780030065880.
[70] N. Aubry et al. “EndoTOFPET-US: a novel multimodal tool for endoscopy and positron
emission tomography”. In: Journal of Instrumentation 8.04 (2013), p. C04002. url: http:
//stacks.iop.org/1748-0221/8/i=04/a=C04002.
[71] Simon Corrodi. SciFi Integration. Mu3e Collaboration Retreat in Wengen. 2018.
[72] M. Mota and J. Christiansen. “A high-resolution time interpolator based on a delay locked
loop and an RC delay line”. In: IEEE Journal of Solid-State Circuits 34.10 (Oct. 1999),
pp. 1360–1366. issn: 0018-9200. doi: 10.1109/4.792603.
[73] Claudio Favi and Edoardo Charbon. “A 17Ps Time-to-digital Converter Implemented in
65Nm FPGA Technology”. In: Proceedings of the ACM/SIGDA International Symposium on
Field Programmable Gate Arrays. FPGA ’09.Monterey, California, USA: ACM, 2009, pp. 113–
120. isbn: 978-1-60558-410-2. doi: 10.1145/1508128.1508145. url: http://doi.
acm.org/10.1145/1508128.1508145.
[74] Ross Williams. A Painless Guide to CRC Error Detection Algorithms. 1993. url: http://
www.ross.net/crc/crcpaper.html.
[75] P. Koopman and T. Chakravarty. “Cyclic redundancy code (CRC) polynomial selection for
embedded networks”. In: International Conference on Dependable Systems and Networks,
2004. June 2004, pp. 145–154. doi: 10.1109/DSN.2004.1311885.
[76] A. Perez. “Byte-Wise CRC Calculations”. In: IEEE Micro 3.3 (June 1983), pp. 40–50. issn:
0272-1732. doi: 10.1109/MM.1983.291120.
121
B Bibliography
[77] A. X. Widmer and P. A. Franaszek. “A DC-Balanced, Partitioned-Block, 8B/10B Transmis-
sion Code”. In: IBM Journal of Research and Development 27.5 (Sept. 1983), pp. 440–451.
issn: 0018-8646. doi: 10.1147/rd.275.0440.
[78] P.A. Franaszek and A.X. Widmer. Byte oriented DC balanced (0,4) 8B/10B partitioned block
transmission code. US Patent 4,486,739. Dec. 1984. url: https://www.google.com/
patents/US4486739.
[79] “IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Inter-
face (SCI)”. In: IEEE Std 1596.3-1996 (1996), pp. i–. doi: 10.1109/IEEESTD.1996.
81028.
[80] Andreas Grübl. “VLSI Implementation of a Spiking Neural Network”. PhD thesis. Univer-
sität Heidelberg, 2007.
[81] Silicon Laboratories. Si5344D High Performance Jitter Attenuator Clock Multiplier. 2017.
url: https://www.silabs.com/products/timing/clocks/high- performance-
jitter-attenuators/device.si5344d.
[82] Xilinx Inc. Spartan-6. 2017. url: https://www.xilinx.com/products/silicon-
devices/fpga/spartan-6.html.
[83] Intel Corporation. Stratix IV. 2017. url: https://www.altera.com/products/fpga/
stratix-series/stratix-iv/overview.html.
[84] Andreas Hartel. “Implementation and Characterization of Mixed-Signal Neuromorphic
ASICs”. PhD thesis. Universität Heidelberg, 2016.
[85] Cypress Semiconductor Corporation. EZ-USB FX2LP™. 2017. url: http://www.cypress.
com/products/ez-usb-fx2lp.
[86] 3M. Vikuiti™ Enhanced Specular Reflector Film (ESR). 2010. url: http://products3.
3m.com/catalog/us/en001/electronics_mfg/vikuiti/node_7358GD8CMRbe/root_
GST1T4S9TCgv/vroot_S6Q2FD9X0Jge/gvel_B6D4SWL5QCgl/theme_us_vikuiti_3_0/
command_AbcPageHandler/output_html.
122
Acknowledgements
First and foremost, I would like to thank my supervisor Prof. Dr. Hans-Christian Schultz-Coulon
for offering me the opportunity to work in his group and for his extensive support and patience
over the years.
I would like to thank Prof. Dr. Norbert Herrmann for his willingness to be my thesis referee.
I would also like to thank Konrad Briggl, Dr. Yonathan Munwes, Dr. Vera Stankova and Dr. Wei
Shen for proof-reading and correction of the thesis.
My special thanks go to Dr. Yonathan Munwes, Konrad Briggl, Tiancheng Zhong, Hannah Klin-
genmeyer for designing, assembling theMu3e tile detector prototype forMuTRiG and performing
the beam test with MuTRiG at DESY, which has made up the last piece of this thesis.
I would like to thank Dr. Wei Shen for his advising and discussion on the ASIC design with
his expertise and insight, and for his help to me with starting my living and study in a foreign
country.
I would like to thank Konrad Briggl for many inspiring discussion and exciting brainstorming
in many aspects and for his help and support through all the chip submissions.
I would also like to thank Dr. Yonathan Munwes for his help and discussion on detector, exper-
iment setup and data analysis, and for his honest advices that I am always grateful for.
I would like to thank Dr. Vera Stankova and former group member Dr. Alejandro Gil for their
help in the chip measurements during the first two years, for their patience to answer all my naïve
questions about the western culture and for their attendance in many trips.
I would like to thank former group member Dr. Tobias Harion for his help and advices on the
digital design and software development.
I would like to thank the electronics department and the ASIC lab for their help with the PCBs
and the chip submissions.
Many thanks to all the members of the F8 & F11 group for the nice working atmosphere and
many social events.
Finally I would like to thank my parents, my sisters, my brothers, and my beloved wife, Jing
Yang, for their unconditional understanding and support, which has always being the source of
my strength and power to finish this thesis.
